Real time power estimation and thread scheduling via performance counters
暂无分享,去创建一个
[1] David M. Brooks,et al. Accurate and efficient regression modeling for microarchitectural performance and power prediction , 2006, ASPLOS XII.
[2] Christos Kozyrakis,et al. Full-System Power Analysis and Modeling for Server Environments , 2006 .
[3] Frank Bellosa,et al. Balancing power consumption in multiprocessor systems , 2006, EuroSys.
[4] Margaret Martonosi,et al. An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).
[5] Margaret Martonosi,et al. Power prediction for Intel XScale/spl reg/ processors using performance monitoring unit events , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..
[6] Sally A. McKee,et al. Can hardware performance counters be trusted? , 2008, 2008 IEEE International Symposium on Workload Characterization.
[7] Gilberto Contreras,et al. Power prediction for Intel XScale processors using performance monitoring unit events , 2005 .
[8] Rudolf Eigenmann,et al. Performance characteristics of the SPEC OMP2001 benchmarks , 2001, CARN.
[9] Wei Wu,et al. A systematic method for functional unit power estimation in microprocessors , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[10] Margaret Martonosi,et al. Run-time power estimation in high performance microprocessors , 2001, ISLPED '01.
[11] José Duato,et al. A simple power-aware scheduling for multicore systems when running real-time applications , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing.
[12] Sally A. McKee,et al. Identifying energy-efficient concurrency levels using machine learning , 2007, 2007 IEEE International Conference on Cluster Computing.
[13] Margaret Martonosi,et al. Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).