Delay analysis of buffer inserted sub-threshold interconnects

In this paper, an analysis of interconnect delay minimization by CMOS buffer insertion in sub-threshold regime is presented. Analytical expressions are developed to calculate the total delay and optimum number of buffers required for delay minimization in sub-threshold interconnects. Considering delay minimization by buffer insertion, the effects of voltage-scaling on the delay and optimum number of buffers have been analyzed. It is demonstrated that voltage scaling in sub-threshold regime reduces the number of buffers required to attain the minimum delay. This is one more advantage of voltage-scaling in addition to the usual reduction in power dissipation, in the sense that lesser silicon area is consumed. For a wide variety of typical interconnect loads, analytically obtained results are in good agreement with SPICE extracted results for most of the cases more than 90 %. Finally, the variability analysis of sub-threshold interconnects is investigated using Monte Carlo analysis.

[1]  J.D. Meindl,et al.  Optimal interconnection circuits for VLSI , 1985, IEEE Transactions on Electron Devices.

[2]  Eby G. Friedman,et al.  Repeater design to reduce delay and power in resistive interconnect , 1998 .

[3]  Yehea I. Ismail,et al.  Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Kaushik Roy,et al.  Robust subthreshold logic for ultra-low power operation , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[5]  James D. Meindl,et al.  Compact distributed RLC interconnect models - part IV: unified models for time delay, crosstalk, and repeater insertion , 2003 .

[6]  Anantha Chandrakasan,et al.  Characterizing and modeling minimum energy operation for subthreshold circuits , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[7]  Wayne P. Burleson,et al.  Robust multi-level current-mode on-chip interconnect signaling in the presence of process variations , 2005, Sixth international symposium on quality electronic design (isqed'05).

[8]  A. Wang,et al.  Modeling and sizing for minimum energy operation in subthreshold circuits , 2005, IEEE Journal of Solid-State Circuits.

[9]  David Blaauw,et al.  Analysis and mitigation of variability in subthreshold design , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[10]  James Tschanz,et al.  Impact of Parameter Variations on Circuits and Microarchitecture , 2006, IEEE Micro.

[11]  A High-Speed Variation-Tolerant Interconnect Technique for Sub-Threshold Circuits Using Capacitive Boosting , 2008, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[12]  A.P. Chandrakasan,et al.  Ultra-dynamic Voltage scaling (UDVS) using sub-threshold operation and local Voltage dithering , 2006, IEEE Journal of Solid-State Circuits.

[13]  Anantha Chandrakasan,et al.  Sub-threshold Design for Ultra Low-Power Systems , 2006, Series on Integrated Circuits and Systems.

[14]  Anantha Chandrakasan,et al.  Variation-Driven Device Sizing for Minimum Energy Sub-threshold Circuits , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[15]  Jeffrey A. Davis,et al.  Optimal Voltage Scaling, Repeater Insertion, and Wire Sizing for Wave-Pipelined Global Interconnects , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Mohamad Sawan,et al.  On Modeling of Parallel Repeater-Insertion Methodologies for SoC Interconnects , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Nasser Masoumi,et al.  An analytical delay reduction strategy for buffer-inserted global interconnects in VDSM technologies , 2009, 2009 European Conference on Circuit Theory and Design.

[18]  A. Naeemi,et al.  Evolutionary and revolutionary interconnect technologies for performance enhancement of subthreshold circuits , 2010, 2010 IEEE International Interconnect Technology Conference.

[19]  Massimo Alioto,et al.  Understanding DC Behavior of Subthreshold CMOS Logic Through Closed-Form Analysis , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Farid N. Najm,et al.  Circuit Simulation , 2010 .

[21]  Ramalingam Sridhar,et al.  Variability Aware Low-Power Delay Optimal Buffer Insertion for Global Interconnects , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Ran Ginosar,et al.  Unified Logical Effort—A Method for Delay Evaluation and Minimization in Logic Paths With $RC$ Interconnect , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Farid N. Najm,et al.  Circuit Simulation: Najm/Circuit Simulation , 2010 .

[24]  A Naeemi,et al.  Ultralow-Power Single-Wall Carbon Nanotube Interconnects for Subthreshold Circuits , 2011, IEEE Transactions on Nanotechnology.

[25]  Yingchieh Ho,et al.  Energy-Effective Sub-Threshold Interconnect Design Using High-Boosting Predrivers , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[26]  S. D. Pable,et al.  Interconnect Design for Subthreshold Circuits , 2012, IEEE Transactions on Nanotechnology.

[27]  A. Chandrakasan,et al.  Demonstration of a Subthreshold FPGA Using Monolithically Integrated Graphene Interconnects , 2013, IEEE Transactions on Electron Devices.

[28]  Rohit Dhiman,et al.  Compact Models and Performance Investigations for Subthreshold Interconnects , 2014 .

[29]  Rajeevan Chandel,et al.  Compact models and computation of crosstalk for sub-threshold interconnect circuits , 2015 .

[30]  Yash Agrawal,et al.  Crosstalk Analysis of Current-Mode Signalling-Coupled RLC Interconnects Using FDTD Technique , 2016 .

[31]  Ajay Joshi,et al.  Designing Tunable Subthreshold Logic Circuits Using Adaptive Feedback Equalization , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.