VTH-hopping scheme to reduce subthreshold leakage for low-power processors

In order to suppress the power consumption in low-voltage processors, a threshold voltage hopping (V/sub TH/-hopping) scheme is proposed where the threshold voltage is dynamically controlled through software depending on a workload. V/sub TH/-hopping is shown to reduce the power to 18 % of the fixed low-threshold voltage circuits in 0.5-V supply voltage regime for multimedia applications. A positive back-gate bias scheme with V/sub TH/-hopping is presented for the high-performance and low-voltage processors. In order to verify the effectiveness of V/sub TH/-hopping, a small-scale RISC processor with V/sub TH/-hopping capability and the positive back-gate bias scheme is fabricated in a 0.6-/spl mu/m CMOS technology. MPEG4 encoding is simulated based on the measured data. The result shows that 86% power saving can be achieved by using V/sub TH/-hopping compared with the fixed positive back-gate bias scheme.

[1]  T. Fujita,et al.  A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  Mark Horowitz,et al.  Clustered voltage scaling technique for low-power design , 1995, ISLPED '95.

[3]  T. Sakurai,et al.  Run-time voltage hopping for low-power real-time systems , 2000, Proceedings 37th Design Automation Conference.

[4]  Kaushik Roy,et al.  Technology scaling behavior of optimum reverse body bias for standby leakage power reduction in CMOS IC's , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[5]  Takayasu Sakurai,et al.  Boosted gate MOS (BGMOS): device/circuit cooperation scheme to achieve leakage-free giga-scale integration , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[6]  R. Mahnkopf,et al.  CMOS with active well bias for low-power and RF/analog applications , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[7]  T. Kuroda,et al.  A 0.9V 150MHz 10mW 4mm^2 2-D Discrete Cosine Transform Core Processor with Variable Threshold Logic , 1996 .

[8]  Sarma B. K. Vrudhula,et al.  Static power optimization of deep submicron CMOS circuits for dual VT technology , 1998, ICCAD.

[9]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[10]  Anantha P. Chandrakasan,et al.  Data driven signal processing: an approach for energy efficient computing , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[11]  Kazuhisa Miyamoto,et al.  Design methodology of high performance microprocessor using ultra-low threshold voltage CMOS , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[12]  Qi Wang,et al.  Static power optimization of deep submicron CMOS circuits for dual V/sub T/ technology , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).