Sub-10 nm carbon nanotube transistor

This first demonstration of CNT transistors with channel lengths down to 9 nm shows substantially better scaling behavior than theoretically expected. Numerical simulations suggest that a possible explanation for the surprisingly good performance is a result of the gate modulating both the charge in the channel and in the contact regions. The unprecedented performance should ignite exciting new research into improving the purity and placement of nanotubes, as well as optimizing CNT transistor structure and integration. Results from aggressively scaling these molecular-channel transistors exhibit their strong suitability for a low-voltage, high-performance logic technology.

[1]  Bin Yu,et al.  FinFET scaling to 10 nm gate length , 2002, Digest. International Electron Devices Meeting,.

[2]  Ophir Vermesh,et al.  Hysteresis caused by water molecules in carbon nanotube field-effect transistors , 2003 .

[3]  M. Lundstrom,et al.  Ballistic carbon nanotube field-effect transistors , 2003, Nature.

[4]  R. Chau,et al.  Benchmarking nanotechnology for high-performance and low-power logic transistor applications , 2004, IEEE Transactions on Nanotechnology.

[5]  M. Ieong,et al.  Silicon Device Scaling to the Sub-10-nm Regime , 2004, Science.

[6]  Mark S. Lundstrom,et al.  A numerical study of scaling issues for Schottky-barrier carbon nanotube transistors , 2003, IEEE Transactions on Electron Devices.

[7]  M. Lundstrom,et al.  Self-Aligned Ballistic Molecular Transistors and Electrically Parallel Nanotube Arrays , 2004, cond-mat/0406494.

[8]  R. Chau,et al.  In search of "Forever," continued transistor scaling one new material at a time , 2005, IEEE Transactions on Semiconductor Manufacturing.

[9]  B. Rajasekharan,et al.  How do carbon nanotubes fit into the semiconductor roadmap? , 2005 .

[10]  F. Léonard,et al.  Properties of short channel ballistic carbon nanotube transistors with ohmic contacts , 2006, Nanotechnology.

[11]  J. Robertson,et al.  Hysteresis suppression in self-assembled single-wall nanotube field effect transistors , 2008 .

[12]  Jörg Appenzeller,et al.  Carbon Nanotubes for High-Performance Electronics—Progress and Prospect , 2008, Proceedings of the IEEE.

[13]  K. Roy,et al.  Variation Tolerance in a Multichannel Carbon-Nanotube Transistor for High-Speed Digital Circuits , 2009, IEEE Transactions on Electron Devices.

[14]  H. Wong,et al.  Wafer-Scale Growth and Transfer of Aligned Single-Walled Carbon Nanotubes , 2009, IEEE Transactions on Nanotechnology.

[15]  David B. Janes,et al.  Toward surround gates on vertical single-walled carbon nanotube devices , 2009 .

[16]  P. Avouris,et al.  Progress in Carbon Nanotube Electronics and Photonics , 2010 .

[17]  Albert Lin,et al.  Current Scaling in Aligned Carbon Nanotube Array Transistors With Local Bottom Gating , 2010, IEEE Electron Device Letters.

[18]  Zhihong Chen,et al.  Length scaling of carbon nanotube transistors. , 2010, Nature nanotechnology.