Packaging of an optoelectronic-VLSI chip supporting a 32 X 32 array of surface-active devices

Innovative approaches to the packaging of a high-performance module accommodating a 32 X 32 array of surface-active devices indium bump bonded to a 9 X 9 mm2 VLSI chip are described. The module integrates a mini-lens array, a copper heat spreader, a thermoelectric cooler and an aluminum heatsink. The mini-lens array is aligned and packaged with the chip using a novel six degrees of freedom alignment technique. The module is compact (44 X 44 X 45 mm3), easy to assemble and can be passively removed and inserted into a free-space optical system with no need for further adjustments. The chip is mounted directly on a flexible printed-circuit board using a chip-on-board approach, providing 207 bond pad connections to the chip. The junction-to-TEC thermal resistance is only 0.4 degree(s)C/W.

[1]  W. S. Hobson,et al.  Vertical-cavity surface-emitting lasers flip-chip bonded to gigabit-per-second CMOS circuits , 1999, IEEE Photonics Technology Letters.

[2]  Dean Z. Tsang,et al.  Free-space optical interconnection technology in parallel processing systems , 1994 .

[3]  T H Szymanski,et al.  Reconfigurable intelligent optical backplane for parallel computing and communications. , 1996, Applied optics.

[4]  B. Robertson,et al.  On-die diffractive alignment structures for packaging of microlens arrays with 2-D optoelectronic device arrays , 1996, IEEE Photonics Technology Letters.

[5]  G. C. Boisset,et al.  Optomechanics for a four-stage hybrid-self-electro-optic-device-based free-space optical backplane. , 1997, Applied optics.

[6]  B. Lofstedt,et al.  Packaging impact on switching noise in high-speed digital systems , 1998 .

[7]  B Robertson Design of an optical interconnect for photonic backplane applications. , 1998, Applied optics.

[8]  S. Hino,et al.  Optical beam direction compensating system for board-to-board free space optical interconnection in high-capacity ATM switch , 1997 .

[9]  Eric Bernier,et al.  Electrical, thermal and optomechanical packaging of large 2D optoelectronic device arrays for free-space optical interconnects , 1999 .

[10]  B Robertson,et al.  Analysis of a microchannel interconnect based on the clustering of smart-pixel-device windows. , 1996, Applied optics.

[11]  F A Tooley,et al.  Design, implementation, and characterization of a kinematically aligned, cascaded spot- array generator for a modulator-based free-space optical interconnect. , 2000, Applied optics.

[12]  F.A.P. Tooley,et al.  Challenges in optically interconnecting electronics , 1996 .

[13]  T Sakano,et al.  Three-dimensional board-to-board free-space optical interconnects and their application to the prototype multiprocessor system: COSINE-III. , 1995, Applied optics.

[14]  S C Esener,et al.  Optomechanical design and characterization of a printed-circuit-board-based free-space optical interconnect package. , 1999, Applied optics.

[15]  D. B. Buchholz,et al.  Optoelectronic packaging of two-dimensional surface active devices , 1996 .

[16]  C. Burrus,et al.  Band-Edge Electroabsorption in Quantum Well Structures: The Quantum-Confined Stark Effect , 1984 .