On-chip CMOS position sensors using coherent detection

The migration towards multi-chip integration in microelectronic systems has motivated the use of on-chip sensors for in situ measurement of chip alignment, both at initial assembly and during system operation. This paper presents a CMOS position sensor that measures chip alignment by measuring differences in coupling capacitance. Unlike previous implementations, the present demonstration is immune to transistor leakage current, and can thus operate at high temperatures. A coherent detection scheme further lowers the noise floor, improving accuracy when the chips are far apart.

[1]  Ron Ho,et al.  Measuring 6D Chip Alignment in Multi-Chip Packages , 2007, 2007 IEEE Sensors.

[2]  Peter Ramm,et al.  3D Integration: Technology and Applications , 2008 .

[3]  R. Ho,et al.  Electronic alignment for proximity communication , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[4]  Ron Ho,et al.  Exploiting capacitance in high-performance computer systems , 2008, 2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[5]  Ron Ho,et al.  Enabling technologies for multi-chip integration using Proximity Communication , 2009, 2009 International Symposium on VLSI Design, Automation and Test.

[6]  Justin Schauer,et al.  Circuit Techniques to Enable 430Gb/s/mm2 Proximity Communication , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.