Sequential analysis driven reset optimization to improve power, area and routability

Resets are required in the design to initialize the hardware for system operation and to force it into a known state for simulation or to recover from an error. Given the increasing design complexity and time-to-market pressures, figuring out the registers which do not require resets is extremely challenging. In this paper, we present a novel algorithm which uses observability based sequential analysis to identify the registers in design which do not require resets. With the proposed algorithm, we have seen that in some cases 70% registers in the design can have redundant resets. Further, with removal of the redundant resets on registers up to 22% sequential power savings and up to 3% area reduction post-layout can be obtained.

[1]  Pascal Urard,et al.  Leveraging sequential equivalence checking to enable system-level to RTL flows , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[2]  Abhishek Ranjan,et al.  PowerAdviser: An RTL power platform for interactive sequential optimizations , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[3]  Sy-Yen Kuo,et al.  Handling don't-care conditions in high-level synthesis and application for reducing initialized registers , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[4]  Luca Benini,et al.  Reducing switching activity on datapath buses with control-signal gating , 1999 .

[5]  V·玛诺哈拉拉雅 Method and apparatus for performing asynchronous and synchronous reset removal during synthesis , 2011 .

[6]  L. Benini,et al.  Reducing switching activity on datapath buses with control-signal gating , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[7]  Manish Kumar,et al.  Clock domain crossing aware sequential clock gating , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[8]  Stuart Sutherland,et al.  I'm Still In Love With My X! (but, do I want my X to be an optimist, a pessimist, or eliminated?) , 2013 .

[9]  Luca Benini,et al.  A scalable algorithm for RTL insertion of gated clocks based on ODCs computation , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.