Sequential analysis driven reset optimization to improve power, area and routability
暂无分享,去创建一个
Jianfeng Liu | Abhishek Ranjan | Mohit Kumar | Nikhil Tripathi | Raj Shekhar | Jung Yun Choi | Abhishek Mittal | Kyung Tae Do | SungHo Park | Srihari Yechangunja | Minyoung Mo
[1] Pascal Urard,et al. Leveraging sequential equivalence checking to enable system-level to RTL flows , 2008, 2008 45th ACM/IEEE Design Automation Conference.
[2] Abhishek Ranjan,et al. PowerAdviser: An RTL power platform for interactive sequential optimizations , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[3] Sy-Yen Kuo,et al. Handling don't-care conditions in high-level synthesis and application for reducing initialized registers , 2009, 2009 46th ACM/IEEE Design Automation Conference.
[4] Luca Benini,et al. Reducing switching activity on datapath buses with control-signal gating , 1999 .
[5] V·玛诺哈拉拉雅. Method and apparatus for performing asynchronous and synchronous reset removal during synthesis , 2011 .
[6] L. Benini,et al. Reducing switching activity on datapath buses with control-signal gating , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).
[7] Manish Kumar,et al. Clock domain crossing aware sequential clock gating , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[8] Stuart Sutherland,et al. I'm Still In Love With My X! (but, do I want my X to be an optimist, a pessimist, or eliminated?) , 2013 .
[9] Luca Benini,et al. A scalable algorithm for RTL insertion of gated clocks based on ODCs computation , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.