Built-in self-test for multi-port RAMs

Most multi-port memory BIST algorithms treat the memory as multiple individual single-port memories and test each independently using the algorithms developed for single-port RAMs. A major problem with this approach is the lack of coverage for multi-port specific defects, such as inter-port interferences due to shorts across ports. This paper proposes a novel BIST algorithm for multi-port RAMs that detects both The conventional single-port faults as well as inter-port shorts. The proposed algorithm performs a conventional single-port test such as MARCH (1991) or SMARCH (1990) on one port of the memory and simultaneously performs an inter-port test on all other ports. The algorithm does not impose any extra test time and requires the addition of only a few gates to a conventional single-port BIST controller, independently of the size of the memory.

[1]  Manuel J. Raposa.  Dual port static RAM testing , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[2]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[3]  Sudhakar M. Reddy,et al.  A March Test for Functional Faults in Semiconductor Random Access Memories , 1981, IEEE Transactions on Computers.

[4]  Benoit Nadeau-Dostie,et al.  Serial interfacing for embedded-memory testing , 1990, IEEE Design & Test of Computers.

[5]  T. Matsumura.  An efficient test method for embedded multi-port RAM with BIST circuitry , 1995, Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing.

[6]  Marian Marinescu,et al.  Simple and Efficient Algorithms for Functional RAM Testing , 1982, ITC.

[7]  B. Nadeau-Dostie,et al.  A 5 Gb/s 9-port application specific SRAM with built-in self test , 1995, Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing.