Evolutionary design and adaptation of high performance digital filters within an embedded reconfigurable fault tolerant hardware platform

Finite impulse response filters (FIRs) are crucial devices for robust data communication and manipulation. Multiplierless filters have been shown to produce high performance systems with fast signal processing and reduced area. Furthermore, the distributed architecture inherent in multiplierless filters makes it a suitable candidate for fault tolerant design. Alternative approaches to the design of fault tolerant systems have been proposed using evolutionary algorithms (EAs) and the concept of evolvable hardware (EHW). This paper presents an evolvable hardware platform for the automated design and adaptation of multiplierless digital filters. Filters are realised within a dedicated programmable logic array (PLA) based on the Primitive Operator Filter design principle. The platform employs a genetic algorithm to autonomously configure the PLA for a given set of coefficients. The ability of the platform to adapt to increasing numbers of faults was investigated through the “evolution” of a 31-tap low-pass FIR filter. Results show that the functionality of filters evolved on the PLA was maintained despite an increasing number of faults covering up to 25% of the PLA area. Additionally, three PLA initialisation methods were investigated to ascertain which produced the fastest fault recovery times. It was shown that seeding a population of random configuration-strings with the best configuration currently obtained resulted in a 6 fold increase in fault recovery speed over other methods investigated.

[1]  Joseph B. Evans.  An efficient FIR filter architecture , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[2]  Duck-Jin Chung,et al.  Intrinsic Evolution for Synthesis of Fault-Recoverable Circuit , 2000 .

[3]  Ashok K. Agrawala,et al.  Fault Tolerant System Design , 1993 .

[4]  T. Arslan,et al.  A novel genetic algorithm for the automated design of performance driven digital circuits , 2000, Proceedings of the 2000 Congress on Evolutionary Computation. CEC00 (Cat. No.00TH8512).

[5]  David Bull,et al.  Design of 2-D multiplierless FIR filters using genetic algorithms , 1995 .

[6]  Y. Lim,et al.  FIR filter design over a discrete powers-of-two coefficient space , 1983 .

[7]  Marco Tomassini,et al.  The firefly machine: online evolware , 1997, Proceedings of 1997 IEEE International Conference on Evolutionary Computation (ICEC '97).

[8]  Yuval Davidor,et al.  Epistasis Variance: Suitability of a Representation to Genetic Algorithms , 1990, Complex Syst..

[9]  H. Samueli,et al.  An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients , 1989 .

[10]  David Bull,et al.  Genetic synthesis of reduced complexity filters and filter banks using primitive operator directed graphs , 2000 .

[11]  Mehrdad Salami,et al.  Evolvable hardware at function level , 1997, Proceedings of 1997 IEEE International Conference on Evolutionary Computation (ICEC '97).

[12]  Janak H. Patel,et al.  Concurrent Error Detection in ALU's by Recomputing with Shifted Operands , 1982, IEEE Transactions on Computers.

[13]  Zbigniew Michalewicz,et al.  Evolutionary Computation 1 , 2018 .

[14]  C. Reeves.  Predictive measures for problem difficulty , 1999, Proceedings of the 1999 Congress on Evolutionary Computation-CEC99 (Cat. No. 99TH8406).

[15]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .

[16]  Adrian Stoica,et al.  Fault-tolerant evolvable hardware using field-programmable transistor arrays , 2000, IEEE Trans. Reliab..

[17]  Gunnar Tufte,et al.  Evolving an adaptive digital filter , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[18]  Marc Tremblay,et al.  High-Performance Fault-Tolerant VLSI Systems Using Micro Rollback , 1990, IEEE Trans. Computers.

[19]  Adrian Thompson.  Evolving fault tolerant systems , 1995 .

[20]  Myung Hoon Sunwoo,et al.  An efficient multiplierless FIR filter chip with variable-length taps , 1997, 1997 IEEE Workshop on Signal Processing Systems. SiPS 97 Design and Implementation formerly VLSI Signal Processing.

[21]  D. Keymeulen,et al.  Automatic synthesis and fault-tolerant experiments on an evolvable hardware platform , 2000, 2000 IEEE Aerospace Conference. Proceedings (Cat. No.00TH8484).

[22]  David Bull,et al.  Primitive operator digital filters , 1991 .

[23]  Silvano Colombano,et al.  Towards evolving electronic circuits for autonomous space applications , 2000, 2000 IEEE Aerospace Conference. Proceedings (Cat. No.00TH8484).

[24]  Bernd Freisleben,et al.  On the effectiveness of evolutionary search in high-dimensional NK-landscapes , 1998, 1998 IEEE International Conference on Evolutionary Computation Proceedings. IEEE World Congress on Computational Intelligence (Cat. No.98TH8360).

[25]  G. Wade,et al.  Multiplier-less FIR filter design using a genetic algorithm , 1994 .

[26]  D. H. Horrocks,et al.  Configurable structures for a primitive operator digital filter FPGA , 1997, 1997 IEEE Workshop on Signal Processing Systems. SiPS 97 Design and Implementation formerly VLSI Signal Processing.

[27]  Shin'ichi Wakabayashi,et al.  An LSI implementation of an adaptive genetic algorithm with on-the-fly crossover operator selection , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).

[28]  Neil Bergmann,et al.  An applications approach to evolvable hardware , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[29]  Yun-Ho Choi,et al.  VLSI processor of parallel genetic algorithm , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).

[30]  D. R. Bull,et al.  Architectural synthesis of digital filters for ASIC implementation , 1991 .