Crosstalk in Deep Submicron DRAMs

This study examines the effect of crosstalk on the operations of DRAMs that are implemented in deep submicron technology, 0.18 µm. An extensive simulation revealed that the coupling between word lines and between bit lines alter the cell contents during reading and writing operations as well as retention of the different cells The effect is more likely when the poly instead of aluminum is used. Coupling between bit and word lines did not have such serious outcome.

[1]  A. Feller,et al.  Crosstalk and reflections in high-speed digital systems , 1965, AFIPS '65 (Fall, part I).

[2]  Y. Konishi,et al.  Analysis of coupling noise between adjacent bit lines in megabit DRAMs , 1989 .

[3]  Xiaole Xu,et al.  An approach to the analysis and detection of crosstalk faults in digital VLSI circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Yukihito Oowaki,et al.  Open/folded bit-line arrangement for ultra-high-density DRAM's , 1994 .

[5]  Robert H. Dennard,et al.  Modeling and characterization of long on-chip interconnections for high-performance microprocessors , 1995, IBM Journal of Research and Development.

[6]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[7]  Samiha Mourad,et al.  Deep submicron on-chip crosstalk [and ANN prediction] , 1999, IMTC/99. Proceedings of the 16th IEEE Instrumentation and Measurement Technology Conference (Cat. No.99CH36309).

[8]  Takayasu Sakurai,et al.  Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .

[9]  Keith A. Jenkins,et al.  When are transmission-line effects important for on-chip interconnections? , 1997 .

[10]  P. Solomon,et al.  A comparison of semiconductor devices for high-speed logic , 1982, Proceedings of the IEEE.

[11]  Takahiro Tsuruda,et al.  High-speed/high-band width design methodologies for on chip DRAM core multimedia system LSIs , 1996, Proceedings of Custom Integrated Circuits Conference.

[12]  Mani Soma,et al.  Crosstalk analysis of interconnection lines and packages in high-speed integrated circuits , 1990 .