论文信息 - A Low Power Celp Decoder VLSI Architecture With Reduced Memory Requirement For Low Bit Rate Speech Codec - 字舞流文

A Low Power Celp Decoder VLSI Architecture With Reduced Memory Requirement For Low Bit Rate Speech Codec

Jhing-Fa Wang | An-Nan Suen | Jia-Lang Lin

[1] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .

[2] Jhing-Fa Wang,et al. A programmable application-specific CELP processor with parallel architectures , 1996, 1996 IEEE International Conference on Acoustics, Speech, and Signal Processing Conference Proceedings.

[3] Peter Kroon,et al. A High-Quality Multirate Real-Time CELP Coder , 1992, IEEE J. Sel. Areas Commun..

[4] Ed F. Deprettere,et al. A class of analysis-by-synthesis predictive coders for high quality speech coding at rates between 4.8 and 16 kbit/s , 1988, IEEE J. Sel. Areas Commun..