Low latency VLSI architecture of S-box for AES encryption

This paper presents delay improved VLSI architecture of S-box for Advance Encryption Standard (AES) algorithm. The proposed architecture is implemented in FPGA. The delay, area and power comparison with some existing S-box architecture have been done. The comparison results show delay improvement along with low power consumption with constant area in terms of FPGA slices. The silicon validity is done by programming the XC2VP30 device of Xilinx FPGA with VHDL code for the proposed architecture. The architecture is also implemented in ASIC using 0.18 µm standard cell technology library which shows delay improvement of about 16 percent.

[1]  Kamal El-Sankary,et al.  High-Speed AES Encryptor With Efficient Merging Techniques , 2010, IEEE Embedded Systems Letters.

[2]  Behrouz A. Forouzan,et al.  Cryptography and network security , 1998 .

[3]  Cheng-Wen Wu,et al.  A high-throughput low-cost AES processor , 2003, IEEE Communications Magazine.

[4]  S. M. Rezaul Hasan,et al.  Low-power compact composite field AES S-Box/Inv S-Box design in 65 nm CMOS using Novel XOR Gate , 2013, Integr..

[5]  Mostafa I. Soliman,et al.  FPGA implementation and performance evaluation of a high throughput crypto coprocessor , 2011, J. Parallel Distributed Comput..

[6]  Edwin NC Mui,et al.  Practical Implementation of Rijndael S-Box Using Combinational Logic , 2007 .

[7]  V K Pachghare.  Cryptography and Information Security , 2015 .

[8]  Arash Reyhani-Masoleh,et al.  A Lightweight High-Performance Fault Detection Scheme for the Advanced Encryption Standard Using Composite Fields , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Keshab K. Parhi,et al.  High-speed VLSI architectures for the AES algorithm , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  William Stallings,et al.  Cryptography and network security (2nd ed.): principles and practice , 1998 .

[11]  Warsuzarina Mat Jubadi,et al.  Design of AES S-box using combinational logic optimization , 2010, 2010 IEEE Symposium on Industrial Electronics and Applications (ISIEA).

[12]  José G. Delgado-Frias,et al.  FPGA schemes for minimizing the power-throughput trade-off in executing the Advanced Encryption Standard algorithm , 2010, J. Syst. Archit..

[13]  Miguel A. Vega-Rodríguez,et al.  A new methodology to implement the AES algorithm using partial and dynamic reconfiguration , 2010, Integr..

[14]  Tsin-Yuan Chang,et al.  High Throughput DA-Based DCT With High Accuracy Error-Compensated Adder Tree , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Chung-Cheng Hsieh,et al.  Embedded a low area 32-bit AES for image encryption/decryption application , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[16]  Maher Jridi,et al.  A VLSI implementation of a new simultaneous images compression and encryption method , 2010, 2010 IEEE International Conference on Imaging Systems and Techniques.

[17]  Ishak Aris,et al.  Design of an ultra high speed AES processor for next generation IT security , 2011, Comput. Electr. Eng..