Mapping Nested Loop Algorithms into Grid-Connected Systolic Arrays without Data Collisions in the Data Links

[1]  Franco P. Preparata.  Advances in computing research, vol. 2: VLSI theory , 1984 .

[2]  Thomas Kailath,et al.  Regular iterative algorithms and their implementation on processor arrays , 1988, Proc. IEEE.

[3]  Peter R. Cappello,et al.  Scheduling a system of nonsingular affine recurrence equations onto a processor array , 1989, J. VLSI Signal Process..

[4]  Sun-Yuan Kung,et al.  Optimal Systolic Design for the Transitive Closure and the Shortest Path Problems , 1987, IEEE Transactions on Computers.

[5]  Leslie Lamport,et al.  The parallel execution of DO loops , 1974, CACM.

[6]  Kumar N. Ganapathy,et al.  Optimal Synthesis of Algorithm-Specific Lower-Dimensional Processor Arrays , 1996, IEEE Trans. Parallel Distributed Syst..

[7]  Kumar N. Ganapathy,et al.  Synthesizing Otimal Lower Dimensional Processor Arrays , 1992, ICPP.

[8]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[9]  Benjamin W. Wah,et al.  The Design of Optimal Systolic Arrays , 1985, IEEE Transactions on Computers.

[10]  Marina C. Chen,et al.  The Generation of a Class of Multipliers: Synthesizing Highly Parallel Algorithms in VLSI , 1988, IEEE Trans. Computers.

[11]  Zvi M. Kedem,et al.  Mapping Nested Loop Algorithms into Multidimensional Systolic Arrays , 2017, IEEE Trans. Parallel Distributed Syst..

[12]  Shekhar Y. Borkar,et al.  iWarp: an integrated solution to high-speed parallel computing , 1988, Proceedings. SUPERCOMPUTING '88.

[13]  W. Shang,et al.  On Time Mapping of Uniform Dependence Algorithms into Lower Dimensional Processor Arrays , 1992, IEEE Trans. Parallel Distributed Syst..

[14]  Sun-Yuan Kung,et al.  On supercomputing with systolic/wavefront array processors , 1984 .

[15]  H. T. Kung,et al.  The Warp Computer: Architecture, Implementation, and Performance , 1987, IEEE Transactions on Computers.

[16]  Patrice Quinton,et al.  The mapping of linear recurrence equations on regular arrays , 1989, J. VLSI Signal Process..

[17]  Patrice Quinton.  Automatic synthesis of systolic arrays from uniform recurrent equations , 1984, ISCA '84.

[18]  Jingling Xue.  Specifying control signals for Systolic Arrays by Uniform Recurrence Equations , 1991, Parallel Process. Lett..

[19]  PEIZONG LEE,et al.  Synthesizing Linear Array Algorithms from Nested For Loop Algorithms , 2015, IEEE Trans. Computers.

[20]  Dan I. Moldovan,et al.  Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays , 1986, IEEE Transactions on Computers.

[21]  Hudson Benedito Ribas.  Automatic generation of systolic programs from nested loops , 1990 .

[22]  Dan I. Moldovan,et al.  ADVIS: A Software Package for the Design of Systolic Arrays , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Benjamin W. Wah,et al.  Systematic approaches to the design of algorithmically specified systolic arrays , 1985, ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[24]  I. V. Ramakrishnan,et al.  Mapping Homogeneous Graphs on Linear Arrays , 1986, IEEE Transactions on Computers.