An analytical quasi-saturation model considering heat flow for a DMOS device

This paper reports an analytical quasi-saturation model considering heat flow for a DMOS device. As verified by the PISCES results, the analytical model, which considers heat flow provides a good prediction of the much worse quasi-saturation behavior due to the elevated lattice temperature. This is a result of the limited heat sinking capability of the thermal contact node. Based on the analysis, for a DMOS device operating with a contact thermal resistance of less than 10/sup 4/ K/W, the drain current at quasi-saturation is found acceptable with a lattice temperature below 350 K. >

[1]  G. A. Slack,et al.  Thermal Conductivity of Silicon and Germanium from 3°K to the Melting Point , 1964 .

[3]  W. B. Joyce,et al.  Thermal resistance of heat sinks with temperature-dependent conductivity , 1975 .

[4]  A. Nakagawa,et al.  A study on GTO turn-off failure mechanism—A time- and temperature-dependent 1-D model analysis , 1984, IEEE Transactions on Electron Devices.

[5]  D.H. Navon,et al.  Time-dependent carrier flow in a transistor structure under nonisothermal conditions , 1977, IEEE Transactions on Electron Devices.

[6]  N. Haik,et al.  Thermal resistance evaluation in 3-D thermal simulation of MOSFET transistors , 1993 .

[7]  P. D. Maycock,et al.  Thermal conductivity of silicon, germanium, III–V compounds and III–V alloys , 1967 .

[8]  Jin-Hau Kuo,et al.  77 K versus 300 K operation: the quasi-saturation behavior of a DMOS device and its fully analytical model , 1993 .

[9]  R. E. Thomas,et al.  Carrier mobilities in silicon empirically related to doping and field , 1967 .

[10]  Jin-Hau Kuo,et al.  Analysis of the quasi-saturation behavior considering the drain-to-source voltage and cell-spacing effects for a vertical DMOS power transistor , 1993 .

[11]  Jin-Hau Kuo,et al.  An analytical quasi-saturation model for vertical DMOS power transistors , 1993 .

[12]  Gerhard K. M. Wachutka,et al.  Rigorous thermodynamic treatment of heat generation and conduction in semiconductor device modeling , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..