论文信息 - Equivalence of memory to Random Logic

Equivalence of memory to Random Logic

A model of the design process for computer logic is used to estimate the number of bits of memory required to replace a so-called "random logic" circuit. The model can also be used to compare the respective time delays of array logic and random logic.

W. Donath

[1] B. Mandelbrot. THE PARETO-LEVY LAW AND THE DISTRIBUTION OF INCOME* , 1960 .

[2] Kai Lai Chung,et al. Markov Chains with Stationary Transition Probabilities , 1961 .

[3] Roy L. Russo,et al. On a Pin Versus Block Relationship For Partitions of Logic Graphs , 1971, IEEE Transactions on Computers.