Design exploration of a Symmetric Pass Gate Adiabatic Logic for energy-efficient and secure hardware

[1]  Himanshu Thapliyal,et al.  QUALPUF: A Novel Quasi-Adiabatic Logic based Physical Unclonable Function , 2016, CISRC.

[2]  Osnat Keren,et al.  DPA-Secured Quasi-Adiabatic Logic (SQAL) for Low-Power Passive RFID Tags Employing S-Boxes , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Wei Cheng,et al.  Virtual track: applications and challenges of the RFID system on roads , 2014, IEEE Network.

[4]  Yasuhiro Takahashi,et al.  Robust secure charge-sharing symmetric adiabatic logic against side-channel attacks , 2013, 2013 36th International Conference on Telecommunications and Signal Processing (TSP).

[5]  Dong Kyue Kim,et al.  Symmetric Adiabatic Logic Circuits against Differential Power Analysis , 2010 .

[6]  Amir Moradi,et al.  Lightweight Cryptography and DPA Countermeasures: A Survey , 2010, Financial Cryptography Workshops.

[7]  Amir Moradi,et al.  Secure Adiabatic Logic: a Low-Energy DPA-Resistant Logic Style , 2008, IACR Cryptol. ePrint Arch..

[8]  Stefan Mangard,et al.  Power analysis attacks - revealing the secrets of smart cards , 2007 .

[9]  Alessandro Trifiletti,et al.  Three-Phase Dual-Rail Pre-charge Logic , 2006, CHES.

[10]  Mark Zwolinski,et al.  Reversible Logic to Cryptographic Hardware: A New Paradigm , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[11]  Vincent Rijmen,et al.  A Side-Channel Analysis Resistant Description of the AES S-Box , 2005, FSE.

[12]  Elaine Shi,et al.  Designing secure sensor networks , 2004, IEEE Wireless Communications.

[13]  Travis N. Blalock,et al.  An on-chip signal suppression countermeasure to power analysis attacks , 2004, IEEE Transactions on Dependable and Secure Computing.

[14]  Ingrid Verbauwhede,et al.  A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[15]  Pete Chown,et al.  Advanced Encryption Standard (AES) Ciphersuites for Transport Layer Security (TLS) , 2002, RFC.

[16]  I. Verbauwhede,et al.  A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[17]  Chiou-Yng Lee,et al.  Bit-Parallel Systolic Multipliers for GF(2m) Fields Defined by All-One and Equally Spaced Polynomials , 2001, IEEE Trans. Computers.

[18]  Chung-Hsin Liu,et al.  Computation of AB^2 Multiplier in GF(2^m)Using an Efficient Low-Complexity Cellular Architecture , 2000 .

[19]  Jean-Sébastien Coron,et al.  On Boolean and Arithmetic Masking against Differential Power Analysis , 2000, CHES.

[20]  Paul C. Kocher,et al.  Differential Power Analysis , 1999, CRYPTO.

[21]  Joonho Lim,et al.  Reversible Energy Recovery Logic Circuits and Its 8-Phase Clocked Power Generator for Ultra-Low-Power Applications , 1999 .

[22]  Christof Paar,et al.  Optimal Extension Fields for Fast Arithmetic in Public-Key Algorithms , 1998, CRYPTO.

[23]  Joonho Lim,et al.  Reversible energy recovery logic circuit without non-adiabatic energy loss , 1998 .

[24]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[25]  Nestoras Tzartzanis,et al.  Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[26]  Toshiya Itoh,et al.  Structure of Parallel Multipliers for a Class of Fields GF(2^m) , 1989, Inf. Comput..