A scan shifting method based on clock gating of multiple groups for low power scan testing

From the advent of very large scale integration (VLSI) design, a larger power consumption of a scan-based testing has been one of the most serious problems. The large number of scan cells lead to excessive switching activities during the scan shifting operations. In this paper, we present a new scan shifting method based on clock gating of multiple groups by reducing toggle rate of the internal combinational logic. This method prevents cumulative transitions caused by shifting operations of the scan cells. In addition, the existing compression schemes can be compatible with the proposed method without modification of decompression architecture. Experimental results on ITC'99 benchmark circuits and industrial circuits show that this shifting method reduces the scan shifting power in all cases. In spite of outperformed power, a burden of the extra logic is not necessary to be contemplated.

[1]  Srivaths Ravi,et al.  Multi-CoDec Configurations for Low Power and High Quality Scan Test , 2011, 2011 24th Internatioal Conference on VLSI Design.

[2]  Xijiang Lin,et al.  Scan Shift Power Reduction by Freezing Power Sensitive Scan Cells , 2008, J. Electron. Test..

[3]  Patrick Girard,et al.  Low power testing of VLSI circuits: problems and solutions , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).

[4]  Wei Zhao,et al.  Power-safe test application using an effective gating approach considering current limits , 2011, 29th VLSI Test Symposium.

[5]  Po-Han Wu,et al.  Reducing switching activity by test slice difference technique for test volume compression , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[6]  Krishnendu Chakrabarty,et al.  Combining low-power scan testing and test data compression for system-on-a-chip , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[7]  Katherine Shu-Min Li,et al.  Scan-Chain Partition for High Test-Data Compressibility and Low Shift Power Under Routing Constraint , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Xiaoqing Wen,et al.  A Transition Isolation Scan Cell Design for Low Shift and Capture Power , 2012, 2012 IEEE 21st Asian Test Symposium.

[9]  Janusz Rajski,et al.  Low-Power Scan Operation in Test Compression Environment , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Wu-Tung Cheng,et al.  On Reducing Scan Shift Activity at RTL , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Hung-Ming Chen,et al.  On optimizing scan testing power and routing cost in scan chain design , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[12]  Nur A. Touba,et al.  Static compaction techniques to control scan vector power dissipation , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[13]  Mark Mohammad Tehranipoor,et al.  CTX: A Clock-Gating-Based Test Relaxation and X-Filling Scheme for Reducing Yield Loss Risk in At-Speed Scan Testing , 2008, 2008 17th Asian Test Symposium.

[14]  C. P. Ravikumar,et al.  Test Strategies for Low-Power Devices , 2008, J. Low Power Electron..

[15]  Yu Hu,et al.  X-Filling for Simultaneous Shift- and Capture-Power Reduction in At-Speed Scan-Based Testing , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Patrick Girard.  Survey of low-power testing of VLSI circuits , 2002, IEEE Design & Test of Computers.

[17]  A. Arulmurugan,et al.  Survey of low power testing of VLSI circuits , 2012, 2012 International Conference on Computer Communication and Informatics.

[18]  Mingjing Chen,et al.  Scan Power Reduction for Linear Test Compression Schemes Through Seed Selection , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Kozo Kinoshita,et al.  A new ATPG method for efficient capture power reduction during scan testing , 2006, 24th IEEE VLSI Test Symposium.