Nickel Salicided Source/Drain Extensions for Performance Improvement in Ultrascaled (Sub 10 nm) Si-Nanowire Transistors

This letter demonstrates successful integration of Gate-All-Around (GAA) nanowire (NW) transistors with low-resistivity metallic NW point contacts at source/drain extensions. Ultrascaled GAA silicon NW transistors with gate lengths down to 8 nm have been achieved, exhibiting good performance among the NW FETs reported to date. Compared to the reference devices, the metallic contact NW devices show 580% enhancement in I ON from 103 to 705 muA/mum , at a fixed I OFF of 10 nA/mum . Nickel silicide resistivity for ultrathin films is also investigated in this letter for the integration of salicided source/drain extensions with the GAA NW process. Experimental results show that 4 nm of deposited Ni is suitable for forming NW contacts with 10-nm diameters, which is thin enough to avoid oversilicidation while meeting the low-resistivity requirements.

[1]  E. Tutuc,et al.  Dual-gate silicon nanowire transistors with nickel silicide contacts , 2006, 2006 International Electron Devices Meeting.

[2]  S.C. Rustagi,et al.  Ultra-Narrow Silicon Nanowire Gate-All-Around CMOS Devices: Impact of Diameter, Channel-Orientation and Low Temperature on Device Performance , 2006, 2006 International Electron Devices Meeting.

[3]  Zexiang Shen,et al.  Thermal stability study of NiSi and NiSi 2 thin films , 2004 .

[4]  B. Ryu,et al.  Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm Length Gate and 4 nm Radius Nanowires , 2006, 2006 International Electron Devices Meeting.

[5]  S. Ozawa,et al.  Compatibility of NiSi in the self-aligned suicide process for deep submicrometer devices , 1995 .

[6]  N. Collaert,et al.  Minimization of MuGFET source/drain resistance using wrap-around NiSi-HDD contacts , 2006 .

[7]  Ying Zhang,et al.  Extension and source/drain design for high-performance FinFET devices , 2003 .

[8]  N. Collaert,et al.  Analysis of the parasitic S/D resistance in multiple-gate FETs , 2005, IEEE Transactions on Electron Devices.

[9]  T. Kuan,et al.  Alteration of Cu conductivity in the size effect regime , 2004 .

[10]  Ru Huang,et al.  New Self-Aligned Silicon Nanowire Transistors on Bulk Substrate Fabricated by Epi-Free Compatible CMOS Technology: Process Integration, Experimental Characterization of Carrier Transport and Low Frequency noise , 2007, 2007 IEEE International Electron Devices Meeting.

[11]  Mikael Östling,et al.  Lateral encroachment of Ni-silicides in the source/drain regions on ultrathin silicon-on-insulator , 2005 .