A 1.2-MHz 10-bit Continuous-Time Sigma–Delta ADC Using a Time Encoding Quantizer

This paper shows the operating principle and experimental results of a new continuous-time sigma-delta modulator architecture. The proposed modulator does not require a multibit quantizer nor a mismatch-shaping digital-to-analog converter to produce a multibit noise-shaped output. Instead, its quantizer encodes the loop filter output in a binary signal using a time encoding technique similar to pulsewidth modulation. This binary signal is used to generate both the analog feedback loop signal and the digital output. A proof-of-concept chip in 0.35-mum CMOS achieves 10 bits of resolution within a signal bandwidth of 1.2 MHz using a first-order modulator.

[1]  Pieter Rombouts,et al.  Nyquist-criterion based design of a CT ΣΔ-ADC with a reduced number of comparators , 2006, ICECS.

[2]  Michael H. Perrott,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time ΣΔ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, VLSIC 2008.

[3]  Arthur H. M. van Roermund,et al.  Sigma-delta modulators operating at a limit cycle , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  E. Roza,et al.  Analog-to-digital conversion via duty-cycle modulation , 1997 .

[5]  Pieter Rombouts,et al.  Nyquist-criterion based design of a CT Sigma Delta-ADC with a reduced number of comparators , 2006 .

[6]  Francisco Colodro Ruiz,et al.  Continuous-Time Sigma–Delta Modulator With an Embedded Pulsewidth Modulation , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Pietro Andreani,et al.  A 0.2V 0.44uW 20KHz Analog to Digital Sigma Delta Modulator with 57fJ/conversion FoM , 2006 .

[8]  Enrique Prefasi,et al.  Analog-to-digital conversion using noise shaping and time encoding , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  M.Z. Straayer,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, IEEE Journal of Solid-State Circuits.

[10]  Shouli Yan,et al.  A 2.7-mW 2-MHz Continuous-Time $\Sigma \Delta$ Modulator With a Hybrid Active–Passive Loop Filter , 2008, IEEE Journal of Solid-State Circuits.

[11]  U. Wismar,et al.  A 0.2V 0.44 /spl mu W 20 kHz Analog to Digital /spl Sigma/Δ Modulator with 57 fJ/conversion FoM , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.