An Optimized VLSI Implementation of an IEEE 802.11n/ac/ax LDPC Decoder