Trace Factory: generating workloads for trace-driven simulation of shared-bus multiprocessors
暂无分享,去创建一个
[1] Mark S. Squillante,et al. Using Processor-Cache Affinity Information in Shared-Memory Multiprocessor Scheduling , 1993, IEEE Trans. Parallel Distributed Syst..
[2] William J. Bolosky,et al. Software coherence in multiprocessor memory systems , 1993 .
[3] Kai Hwang,et al. Advanced computer architecture - parallelism, scalability, programmability , 1992 .
[4] Robert J. Fowler,et al. MINT: a front end for efficient simulation of shared-memory multiprocessors , 1994, Proceedings of International Workshop on Modeling, Analysis and Simulation of Computer and Telecommunication Systems.
[5] Alan Jay Smith,et al. Evaluation of cache consistency algorithm performance , 1996, Proceedings of MASCOTS '96 - 4th International Workshop on Modeling, Analysis and Simulation of Computer and Telecommunication Systems.
[6] Veljko M. Milutinovic,et al. The cache injection/cofetch architecture: initial performance evaluation , 1997, Proceedings Fifth International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems.
[7] W. Kent Fuchs,et al. Address tracing of parallel systems via TRAPEDS , 1992, Microprocess. Microsystems.
[8] Susan J. Eggers,et al. Techniques for efficient inline tracing on a shared-memory multiprocessor , 1990, SIGMETRICS '90.
[9] Peter S. Magnusson,et al. Efficient memory simulation in SimICS , 1995, Proceedings of Simulation Symposium.
[10] Barton P. Miller,et al. The Paradyn Parallel Performance Measurement Tool , 1995, Computer.
[11] Carla Schlatter Ellis,et al. Accuracy of Memory Reference Traces of Parallel Computations in Trace-Driven Simulation , 1992, IEEE Trans. Parallel Distributed Syst..
[12] V. Milutinovic,et al. A survey of hardware solutions for maintenance of cache coherence in shared memory multiprocessors , 1993, [1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences.
[13] Veljko Milutinovic,et al. The Cache Coherence Problem in Shared-Memory Multiprocessors: Software Solutions , 1996 .
[14] Jerry C. Yan,et al. Analyzing Parallel Program Performance Using Normalized Performance Indices and Trace Transformation Techniques , 1996, Parallel Comput..
[15] R. H. Katz,et al. Evaluating the performance of four snooping cache coherency protocols , 1989, ISCA '89.
[16] Luigi M. Ricciardi,et al. A Selective Invalidation Strategy for Cache Coherence , 1995, IEICE Trans. Inf. Syst..
[17] W. Kent Fuchs,et al. Address tracing for parallel machines , 1991, Computer.
[18] Luigi M. Ricciardi,et al. A Trace-Driven Simulator for Performance Evaluation of Cache-Based Multiprocessor Systems , 1995, IEEE Trans. Parallel Distributed Syst..
[19] Cosimo Antonio Prete,et al. Some Considerations About Passive Sharing in Shared-Memory Multiprocessors , 1997 .
[20] Anoop Gupta,et al. Complete computer system simulation: the SimOS approach , 1995, IEEE Parallel Distributed Technol. Syst. Appl..
[21] Trevor N. Mudge,et al. Trace-driven memory simulation: a survey , 1997, CSUR.
[22] Bart C. Vashaw. Address trace collection and trace driven simulation of bus based, shared memory multiprocessors , 1992 .
[23] Sharon E. Perl,et al. Studies of Windows NT performance using dynamic execution traces , 1996, OSDI '96.
[24] Anant Agarwal,et al. Multiprocessor cache analysis using ATUM , 1988, ISCA '88.
[25] Randy H. Katz,et al. Simulation analysis of data-sharing in shared memory multiprocessors , 1989 .
[26] Mary K. Vernon,et al. An accurate and efficient performance analysis technique for multiprocessor snooping cache-consistency protocols , 1988, ISCA '88.