Error detection reliable architectures of Camellia block cipher applicable to different variants of its substitution boxes

Different security properties are provided by cryptographic architectures to protect sensitive usage models such as implantable and wearable medical devices and nano-sensor nodes. Nevertheless, the way such algorithms are implemented could undermine the needed security and reliability aims. Unless the reliability of architectures is guaranteed, natural or malicious faults can undermine such objectives. Noting this, in this paper, we present error detection approaches for the Camellia block cipher taking into account its linear and non-linear sub-blocks. We also tailor the presented error detection architectures towards the desirability of using different variants of the S-boxes based on the security and reliability objectives. The merit of the proposed approaches is that (a) they can be tailored and applied to look-up table-based and composite field-based S-boxes, (b) their reliability vs. overhead can be fine-tuned based on the usage models, and (c) they result in high error coverage and acceptable overheads for performance and implementation metrics. We present the results of error simulations and application-specific integrated circuit (ASIC) implementations to benchmark the efficiency of the presented schemes.

[1]  Arash Reyhani-Masoleh,et al.  A Lightweight High-Performance Fault Detection Scheme for the Advanced Encryption Standard Using Composite Fields , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Qiaoyan Yu,et al.  Assessing CPA resistance of AES with different fault tolerance mechanisms , 2016, 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC).

[3]  Mark G. Karpovsky,et al.  Robust protection against fault-injection attacks on smart cards implementing the advanced encryption standard , 2004, International Conference on Dependable Systems and Networks, 2004.

[4]  Jiqiang Lu,et al.  Meet-in-the-Middle Attack on Reduced Versions of the Camellia Block Cipher , 2012, IWSEC.

[5]  Nahid Farhady Ghalaty,et al.  Analyzing the Efficiency of Biased-Fault Based Attacks , 2016, IEEE Embedded Systems Letters.

[6]  Juan Arturo Nolazco-Flores,et al.  Some Representations of the S-Box of Camellia in GF(((22)2)2) , 2012, CANS.

[7]  Jongsung Kim,et al.  Cryptanalysis of reduced versions of the Camellia block cipher , 2012, IET Inf. Secur..

[8]  Debdeep Mukhopadhyay,et al.  Security analysis of concurrent error detection against differential fault analysis , 2014, Journal of Cryptographic Engineering.

[9]  Akashi Satoh,et al.  Unified Hardware Architecture for 128-Bit Block Ciphers AES and Camellia , 2003, CHES.

[10]  Ramesh Karri,et al.  Algorithm-level recomputing with shifted operands-a register transfer level concurrent error detection technique , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Kazukuni Kobara,et al.  Security of Reduced Version of the Block Cipher Camellia against Truncated and Impossible Differential Cryptanalysis , 2001, ASIACRYPT.

[12]  Reza Azarderakhsh,et al.  Fault Detection Architectures for Post-Quantum Cryptographic Stateless Hash-Based Secure Signatures Benchmarked on ASIC , 2016, ACM Trans. Embed. Comput. Syst..

[13]  H.M. Heys,et al.  Compact Hardware Implementation of the Block Cipher Camellia with Concurrent Error Detection , 2007, 2007 Canadian Conference on Electrical and Computer Engineering.

[14]  Arash Reyhani-Masoleh,et al.  Concurrent Structure-Independent Fault Detection Schemes for the Advanced Encryption Standard , 2010, IEEE Transactions on Computers.

[15]  Qiaoyan Yu,et al.  A Comprehensive FPGA-Based Assessment on Fault-Resistant AES against Correlation Power Analysis Attack , 2016, J. Electron. Test..

[16]  M. Anwar Hasan,et al.  Low complexity bit parallel architectures for polynomial basis multiplication over GF(2m) , 2004, IEEE Transactions on Computers.

[17]  Nahid Farhady Ghalaty,et al.  Differential Fault Intensity Analysis , 2014, 2014 Workshop on Fault Diagnosis and Tolerance in Cryptography.

[18]  Reza Azarderakhsh,et al.  Reliable Concurrent Error Detection Architectures for Extended Euclidean-Based Division Over ${\rm GF}(2^{m})$ , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Ramesh Karri,et al.  Recomputing with Permuted Operands: A Concurrent Error Detection Approach , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Debdeep Mukhopadhyay,et al.  A Biased Fault Attack on the Time Redundancy Countermeasure for AES , 2015, COSADE.

[21]  Reza Azarderakhsh,et al.  Efficient Fault Diagnosis Schemes for Reliable Lightweight Cryptographic ISO/IEC Standard CLEFIA Benchmarked on ASIC and FPGA , 2013, IEEE Transactions on Industrial Electronics.

[22]  Alex Biryukov,et al.  Automatic Search for Related-Key Differential Characteristics in Byte-Oriented Block Ciphers: Application to AES, Camellia, Khazad and Others , 2010, EUROCRYPT.

[23]  Giorgio Di Natale,et al.  A Reliable Architecture for Parallel Implementations of the Advanced Encryption Standard , 2009, J. Electron. Test..