Lithography hotspot detection and mitigation in nanometer VLSI

With continued feature size scaling, even state of the art semiconductor manufacturing processes will often run into layouts with poor printability and yield. Identifying lithography hotspots is important at both physical verification and early physical design stages. While detailed lithography simulations can be very accurate, they may be too computationally expensive for full-chip scale and physical design inner loops. Meanwhile, pattern matching and machine learning based hotspot detection methods can provide acceptable quality and yet fast turn-around-time for full-chip scale physical verification and design. In this paper, we discuss some key issues and recent results on lithography hotspot detection and mitigation in nanometer VLSI.

[1]  Lars W. Liebmann,et al.  Decomposition-aware standard cell design flows to enable double-patterning technology , 2011, Advanced Lithography.

[2]  Costas J. Spanos,et al.  Clustering and pattern matching for an automatic hotspot classification and detection system , 2009, Advanced Lithography.

[3]  Malgorzata Marek-Sadowska,et al.  Rapid layout pattern classification , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[4]  Iris Hui-Ru Jiang,et al.  Machine-learning-based hotspot detection using topological classification and critical feature extraction , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[5]  Jingyu Xu,et al.  Accurate detection for process-hotspots with vias and incomplete specification , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[6]  Frank Liu,et al.  Predicting variability in nanoscale lithography processes , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[7]  Jie Yang,et al.  DRCPlus in a router: automatic elimination of lithography hotspots using 2D pattern detection and correction , 2010, Advanced Lithography.

[8]  David Z. Pan,et al.  Methodology for standard cell compliance and detailed placement for triple patterning lithography , 2013, ICCAD 2013.

[9]  Juhwan Kim,et al.  Hotspot detection on post-OPC layout using full-chip simulation-based verification tool: a case study with aerial image simulation , 2003, SPIE Photomask Technology.

[10]  J. Andres Torres,et al.  High Performance Lithography Hotspot Detection With Successively Refined Pattern Identifications and Machine Learning , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Fedor G. Pikus,et al.  High performance lithographic hotspot detection using hierarchically refined machine learning , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[12]  David Z. Pan,et al.  EPIC: Efficient prediction of IC manufacturing hotspots with a unified meta-classification formulation , 2012, 17th Asia and South Pacific Design Automation Conference.

[13]  David Z. Pan,et al.  Self-aligned double patterning compliant routing with in-design physical verification flow , 2013, Advanced Lithography.

[14]  Costas J. Spanos,et al.  Automatic hotspot classification using pattern-based clustering , 2008, SPIE Advanced Lithography.

[15]  Kun Yuan,et al.  AENEID: A generic lithography-friendly detailed router based on post-RET data learning and hotspot detection , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[16]  John L. Sturtevant,et al.  Design for Manufacturability through Design-Process Integration VII , 2013 .

[17]  Fan Yang,et al.  Improved tangent space based distance metric for accurate lithographic hotspot classification , 2012, DAC Design Automation Conference 2012.

[18]  Philippe Hurat,et al.  Automated full-chip hotspot detection and removal flow for interconnect layers of cell-based designs , 2007, SPIE Advanced Lithography.

[19]  H. Yao,et al.  Efficient Process-Hotspot Detection Using Range Pattern Matching , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[20]  Andrew B. Kahng,et al.  Timing yield-aware color reassignment and detailed placement perturbation for double patterning lithography , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[21]  David Z. Pan,et al.  RADAR: RET-aware detailed routing using fast lithography simulations , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[22]  Andrew B. Kahng,et al.  Fast dual graph-based hotspot detection , 2006, SPIE Photomask Technology.

[23]  Wan-Yu Wen,et al.  A novel fuzzy matching model for lithography hotspot detection , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[24]  J. Andres Torres,et al.  ICCAD-2012 CAD contest in fuzzy pattern matching for physical verification and benchmark suite , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[25]  Malgorzata Marek-Sadowska,et al.  Detecting context sensitive hot spots in standard cell libraries , 2009, Advanced Lithography.

[26]  David Z. Pan,et al.  Machine learning based lithographic hotspot detection with critical-feature extraction and classification , 2009, 2009 IEEE International Conference on IC Design and Technology.

[27]  David Z. Pan,et al.  Self-aligned double patterning friendly configuration for standard cell library considering placement impact , 2013, Advanced Lithography.

[28]  Iris Hui-Ru Jiang,et al.  Machine-Learning-Based Hotspot Detection Using Topological Classification and Critical Feature Extraction , 2015, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  Iris Hui-Ru Jiang,et al.  Accurate process-hotspot detection using critical design rule extraction , 2012, DAC Design Automation Conference 2012.