Characterization of the ultrathin vertical channel CMOS technology

In this paper, an ultrathin vertical channel (UTVC) CMOS with self-aligned asymmetric lightly doped drain is experimentally demonstrated. In the structure, the UTVC was obtained using solid phase epitaxy, and the midgap material, boron-doped poly-Si/sub 0.5/Ge/sub 0.5/, was used as the gate electrode to obtain symmetrical threshold voltages for both the NMOS and PMOS devices. Due to the ultrathin channel, the fabricated CMOS devices offer good immunity to short channel effects, and the typical subthreshold slopes of the 80 nm NMOS and PMOS are 102 mV/dec and 120 mV/dec, respectively. The fabricated CMOS inverters also show reasonable transfer characteristics. The UTVC CMOS technology provides a simple way to implement sub-100 nm devices for ULSI applications.

[1]  U. Langmann,et al.  Short-channel vertical sidewall MOSFETs , 2001 .

[2]  A. Kornblit,et al.  Sub-0.1 μm NMOS transistors fabricated using laser-plasma point-source X-ray lithography , 1995, IEEE Electron Device Letters.

[3]  Jeffrey Bokor,et al.  60 nm planarized ultra-thin body solid phase epitaxy MOSFETs , 2000, 58th DRC. Device Research Conference. Conference Digest (Cat. No.00TH8526).

[4]  Vertical power-MOSFETs with local channel doping , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[5]  A novel ultrathin vertical channel NMOSFET with asymmetric fully overlapped LDD , 2003, IEEE Electron Device Letters.

[6]  J. Sturm,et al.  25-nm p-channel vertical MOSFETs with SiGeC source-drains , 1999, IEEE Electron Device Letters.

[7]  T. Grabolla,et al.  Selectively Grown Vertical Si p-MOS Transistor with Reduced Overlap Capacitances , 1998, 28th European Solid-State Device Research Conference.

[8]  C. Petersson,et al.  Work function of boron-doped polycrystalline Si/sub x/Ge/sub 1-x/ films , 1997, IEEE Electron Device Letters.

[9]  T. Nigam,et al.  50 nm Vertical Replacement-Gate (VRG) pMOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[10]  W. Lai,et al.  The Vertical Replacement-Gate (VRG) MOSFET: a 50-nm vertical MOSFET with lithography-independent gate length , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[11]  Bin Yu,et al.  FinFET scaling to 10 nm gate length , 2002, Digest. International Electron Devices Meeting,.

[12]  K. Fujihara,et al.  CMOS device scaling beyond 100 nm , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[13]  Fumio Horiguchi,et al.  Multi-pillar surrounding gate transistor (M-SGT) for compact and high-speed circuits , 1991 .