Trans-Capacitance Modeling in Junctionless Symmetric Double-Gate MOSFETs

We have developed a closed-form solution for trans-capacitances in long-channel junctionless double-gate (JL DG) MOSFET. This approach, which is derived from a coherent charge-based model, was fully validated with technology computer-aided design simulations. According to this paper, a complete intrinsic capacitance network is obtained, which represents an essential step toward ac analysis of circuits based on junctionless devices.

[1]  A. Kranti,et al.  Junctionless nanowire transistor (JNT): Properties and design guidelines , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[2]  J. Sallese,et al.  Charge-Based Modeling of Junctionless Double-Gate Field-Effect Transistors , 2011, IEEE Transactions on Electron Devices.

[3]  田尻 雅之,et al.  Integrated circuit device and neuro device , 2002 .

[4]  D. Bouvet,et al.  Transient Off-Current in Junctionless FETs , 2013, IEEE Transactions on Electron Devices.

[5]  Soo-Young Oh,et al.  Transient analysis of MOS transistors , 1980 .

[6]  B. McCarthy,et al.  SOI gated resistor: CMOS without junctions , 2009, 2009 IEEE International SOI Conference.

[7]  E.J. Nowak,et al.  Turning silicon on its edge [double gate CMOS/FinFET technology] , 2004, IEEE Circuits and Devices Magazine.

[8]  Jean-Michel Sallese,et al.  Analytical model for ultra-thin body junctionless symmetric double gate MOSFETs in subthreshold regime , 2013 .

[9]  F. Jazaeri,et al.  Modeling and Design Space of Junctionless Symmetric DG MOSFETs With Long Channel , 2013, IEEE Transactions on Electron Devices.

[10]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[11]  M. de Souza,et al.  Analysis of gate capacitance of n-type junctionless transistors using three-dimensional device simulations , 2012, 2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS).