Investigation of the hot carrier degradation in power LDMOS transistors with customized thick oxide

Abstract In this paper, we report a combined experimental/simulation analysis of the degradation induced by hot carrier mechanisms, under ON-state stress, in silicon-based LDMOS transistors. In this regime, electrons can gain sufficient kinetic energy necessary to create interface states, hence inducing device degradation. In particular, the ON-resistance degradation in linear regime has been experimentally characterized by means of different stress conditions and temperatures. The hot-carrier stress regime has been fully reproduced in the frame of TCAD simulations by using physics-based models able to provide the degradation kinetics. A thorough investigation of the spatial interface trap distribution and its gate-bias and temperature dependences has been carried out achieving a quantitative understanding of the degradation effects in the device.

[1]  T. Efland,et al.  A Rugged LDMOS for LBC5 Technology , 2005, Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005..

[2]  G. Groos,et al.  Measurement and modeling of the electron impact-ionization coefficient in silicon up to very high temperatures , 2005, IEEE Transactions on Electron Devices.

[3]  Tibor Grasser,et al.  Hot Carrier Degradation in Semiconductor Devices , 2015 .

[4]  T. Grasser,et al.  Modeling of hot-carrier degradation: Physics and controversial issues , 2012, IEEE International Integrated Reliability Workshop Final Report.

[5]  Massimo Rudan,et al.  Impact-ionization in silicon at large operating temperature , 1999, 1999 International Conference on Simulation of Semiconductor Processes and Devices. SISPAD'99 (IEEE Cat. No.99TH8387).

[6]  A. Gnudi,et al.  TCAD Simulation of Hot-Carrier and Thermal Degradation in STI-LDMOS Transistors , 2013, IEEE Transactions on Electron Devices.

[7]  M. Tack,et al.  A Comprehensive Model for Hot Carrier Degradation in LDMOS Transistors , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[8]  C.M. Liu,et al.  On-Resistance Degradation Induced by Hot-Carrier Injection in LDMOS Transistors With STI in the Drift Region , 2008, IEEE Electron Device Letters.

[9]  Raj Verma Purakh,et al.  0.18μm BCD technology platform with performance and cost optimized fully isolated LDMOS , 2015, 2015 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC).

[10]  F. Alagi,et al.  BCD8sP: An advanced 0.16 μm technology platform with state of the art power devices , 2013, 2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[11]  G. Sasse,et al.  An LDMOS hot carrier model for circuit reliability simulation , 2014, 2014 IEEE International Reliability Physics Symposium.

[12]  V. Huard,et al.  Hot-Carrier acceleration factors for low power management in DC-AC stressed 40nm NMOS node at high temperature , 2009, 2009 IEEE International Reliability Physics Symposium.

[13]  Giuseppe Croce,et al.  Simulation of off-state degradation at high temperature in High Voltage NMOS transistor with STI architecture , 2010, 2010 22nd International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[14]  Tibor Grasser,et al.  The role of cold carriers and the multiple-carrier process of Si–H bond dissociation for hot-carrier degradation in n- and p-channel LDMOS devices , 2016 .

[15]  Karl Rupp,et al.  Modeling of hot-carrier degradation in LDMOS devices using a drift-diffusion based approach , 2015, 2015 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).