Application of ring oscillators to characterize transmission lines in VLSI circuits

This paper presents a method that enables an estimation of the per-unit-length capacitance of transmission lines on VLSI CMOS chips with the help of ring oscillators. For the determination of the line capacitance four different ring oscillators possessing transmission lines of various lengths are implemented upon test chips for process characterization. A simple analytical model of the ring oscillator is developed and a formula derived that estimates the per-unit-length capacitance of the transmission lines out of the periods of oscillation of the ring oscillators. SPICE simulation results (E-SPICE as well as H-SPICE) using process parameters for a 1.5-/spl mu/m CMOS process are included. An experimental verification was also performed by implementing the ring oscillators on a test chip for a 0.8-/spl mu/m CMOS technology. The determined line parameters are valid for a frequency range up to about 500 MHz. >

[1]  Gábor Hosszú,et al.  A proposed method for dynamic fitting of MOS model parameters , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  S. Zaage,et al.  Characterization of the broadband transmission behavior of interconnections on silicon substrates , 1993, 1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration.

[3]  Minoru Fujishima,et al.  Proposal of standard characterization method for dynamic circuit performance , 1993, ICMTS 93 Proceedings of the 1993 International Conference on Microelectronic Test Structures.

[4]  W. C. Elmore The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[5]  T. Sakurai,et al.  Approximation of wiring delay in MOSFET LSI , 1983, IEEE Journal of Solid-State Circuits.

[6]  Sung-Mo Kang,et al.  Interconnection delay in very high-speed VLSI , 1991 .

[7]  T. Hillmann-Ruge,et al.  Formation of vertical links in standard CMOS double-level metallizations by application of Nd:YAG- and excimer-laser radiation , 1991, 1991 Proceedings Eighth International IEEE VLSI Multilevel Interconnection Conference.

[8]  T. Hillmann-Ruge,et al.  Excimer laser formed vertical links of standard CMOS double-level metallizations , 1991, 1991 Proceedings, International Conference on Wafer Scale Integration.

[9]  M. Pracchi,et al.  A critique of network speed in VLSI models of computation , 1982, IEEE Journal of Solid-State Circuits.

[10]  Mohammed S. Ghausi,et al.  Introduction to distributed-parameter networks: With application to integrated circuits , 1977 .

[11]  Martin G. Buehler Chapter 9 - Microelectronic Test Chips for VLSI Electronics , 1983 .