Towards a Nanoscale Artificial Cortex

This paper presents an approach to predicting the feasibility of artificial brains in the future. We focus on biomimetic neural models and electronic circuits that implement those models. Complexities in modeling biological neural tissue are discussed. Estimates are given for the size of artificial neural systems based on CMOS technology in 2021, without considering interconnections. We propose some solutions to the problem of interconnecting neurons. However, the best solution to this issue is an ongoing research topic.

[1]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[2]  K. Boahen.  Neuromorphic Microchips. , 2005, Scientific American.

[3]  Misha Anne Mahowald,et al.  VLSI analogs of neuronal visual processing: a synthesis of form and function , 1992 .

[4]  Leon O. Chua,et al.  The CNN paradigm , 1993 .

[5]  S. Hyakin,et al.  Neural Networks: A Comprehensive Foundation , 1994 .

[6]  R. Wells.  Preliminary Discussion of the Design of a Large-Scale General-Purpose Neurocomputer , 2003 .

[7]  Bingxue Shi,et al.  Building blocks for PWM VLSI neural network , 2000, WCC 2000 - ICSP 2000. 2000 5th International Conference on Signal Processing Proceedings. 16th World Computer Congress 2000.

[8]  Luca Benini,et al.  Networks on chip: a new paradigm for systems on chip design , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[9]  Jin Liu,et al.  Fully parallel on-chip learning hardware neural network for real-time control , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[10]  Larry W Swanson,et al.  From gene networks to brain networks , 2003, Nature Neuroscience.

[11]  Andres Perez-Uribe,et al.  Structure-Adaptable Digital Neural Networks , 1999 .

[12]  Bartlett W. Mel,et al.  On the Fight Between Excitation and Inhibition: Location Is Everything , 2004, Science's STKE.

[13]  Hans P. Moravec.  When will computer hardware match the human brain , 1998 .

[14]  Paul E. Hasler,et al.  A bio-physically inspired silicon neuron , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Leonardo Reyneri.  On the Performance of Pulsed and Spiking Neurons , 2002 .

[16]  Christopher J. Bishop,et al.  Pulsed Neural Networks , 1998 .

[17]  Andrés Pérez Uribe,et al.  Structure-Adaptable Digital Neural Networks , 1999 .

[18]  Gordon M. Shepherd,et al.  Introduction to Synaptic Circuits , 2004 .

[19]  Leon O. Chua,et al.  Cellular neural networks: applications , 1988 .

[20]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[21]  Alan F. Murray,et al.  Pulse-stream VLSI neural networks mixing analog and digital techniques , 1991, IEEE Trans. Neural Networks.

[22]  X. Yao.  Evolving Artificial Neural Networks , 1999 .

[23]  Manbir Singh,et al.  Evaluation of MRI DTI-tractography by tract-length histogram , 2005, SPIE Medical Imaging.

[24]  Wulfram Gerstner,et al.  Spiking Neuron Models , 2002 .

[25]  Bernabe Linares-Barranco,et al.  A CMOS Implementation of Fitzhugh-Nagumo Neuron Model , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.

[26]  Andres Upegui,et al.  A methodology for evolving spiking neural-network topologies on line using partial dynamic reconfiguration , 2003 .

[27]  Eduardo Ros,et al.  Post-synaptic Time-Dependent Conductances in Spiking Neurons: FPGA Implementation of a Flexible Cell Model , 2003, IWANN.

[28]  Fadi J. Kurdahi,et al.  Techniques for area estimation of VLSI layouts , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  W. Precht.  The synaptic organization of the brain G.M. Shepherd, Oxford University Press (1975). 364 pp., £3.80 (paperback) , 1976, Neuroscience.

[30]  Shigeo Sato,et al.  Implementation of a new neurochip using stochastic logic , 2003, IEEE Trans. Neural Networks.

[31]  Raúl Rojas,et al.  Hardware for Neural Networks , 1996 .

[32]  G. Chapline,et al.  A novel technology for fabricating customizable VLSI artificial neural network chips , 1992, [Proceedings 1992] IJCNN International Joint Conference on Neural Networks.

[33]  Bogdan M. Wilamowski,et al.  A VLSI implementation of mixed-signal mode bipolar neuron circuitry , 2003, Proceedings of the International Joint Conference on Neural Networks, 2003..

[34]  Lin-Bao Yang,et al.  Cellular neural networks: theory , 1988 .

[35]  Rodney M. Goodman,et al.  VLSI neural network with digital weights and analog multipliers , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[36]  P Sterling,et al.  Microcircuitry related to the receptive field center of the on-beta ganglion cell. , 1991, Journal of neurophysiology.

[37]  J. G. Elias,et al.  Silicon implementation of an artificial dendritic tree , 1992, [Proceedings 1992] IJCNN International Joint Conference on Neural Networks.

[38]  Kwabena Boahen,et al.  Point-to-point connectivity between neuromorphic chips using address events , 2000 .

[39]  M. Glesner,et al.  Analysis and performance of a versatile CMOS neural circuit based on multi-nested approach , 2005, International Symposium on Signals, Circuits and Systems, 2005. ISSCS 2005..

[40]  J. Hawkins,et al.  On Intelligence , 2004 .

[41]  Hugo de Garis,et al.  Cam-Brain: ATR's Billion Neuron Artificial Brain Project - A Three Year Progress Report , 1996, International Conference on Evolutionary Computation.