论文信息 - ESD robustness of smart-power protection structures evaluated by means of HBM and TLP tests

ESD robustness of smart-power protection structures evaluated by means of HBM and TLP tests

In this paper we will present data concerning the ESD robustness of smart power protection structures (fabricated in Bipolar, CMOS, DMOS, BCD technology) for input-output circuits. A comparison between the robustness of "p-body" and "p-well" based structures and a study of the influence of layout parameters on the ESD robustness will be given. The correlation between ESD robustness obtained with different test methods (HBM and TLP) will be also presented. Failure analysis has been carried out by means of SEM device cross-sections.

Gaudenzio Meneghesso | Enrico Zanoni | Claudio Contiero | E. Novarini | S. Santirosi

[1] X. Guggenmos,et al. Risetime effects of HBM and square pulses on the failure thresholds of GGNMOS transistors , 1996 .

[2] X. Guggenmos,et al. Does The Esd-failure Current Obtained By Transmissionline Pulsing Always Correlate To Human Body Model Tests? , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[3] Steven H. Voldman. The impact of MOSFET technology evolution and scaling on electrostatic discharge protection , 1998 .

[4] C. Duvvury,et al. Esd in Silicon Integrated Circuits [Book Reviews] , 1997 .

[5] Guido Groeseneken,et al. NMOS transistor behaviour under CDM stress conditions and relation to other ESD models , 1995 .

[6] G. Notermans,et al. Pitfalls when correlating TLP, HBM and MM testing , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[7] M. Haunschild,et al. Very-fast transmission line pulsing of integrated structures and the charged device model , 1996, 1996 Proceedings Electrical Overstress/Electrostatic Discharge Symposium.