Critical Path Tracing Based Simulation of Transition Delay Faults

A new method is presented for simulating of transition delay faults (TDF). The main idea of the method is to extend the TDF model, traditionally considered as a class of robustly tested delay faults, to a class of TDFs with extended detection conditions. Three known fault classes of delay fault sensitization are considered: robust, non-robust and functional sensitization of delay faults. Additionally, a new fault class is introduced, called non-robust functionally sensitized delay fault. A novel fault analysis algorithm based on 7-valued algebra is presented, which delivers the fault coverage for all mentioned four types of TDFs.

[1]  D.P. Siewiorek,et al.  Testing of digital systems , 1981, Proceedings of the IEEE.

[2]  R. Keith Treece,et al.  CMOS IC stuck-open-fault electrical effects and design considerations , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[3]  Irith Pomeranz,et al.  Hazard-Based Detection Conditions for Improved Transition Path Delay Fault Coverage , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  André Thayse.  Boolean Calculus of Differences , 1981, Lecture Notes in Computer Science.

[5]  Eric Lindbloom,et al.  Transition Fault Simulation , 1987, IEEE Design & Test of Computers.

[6]  Raimund Ubar,et al.  Parallel fault backtracing for calculation of fault coverage , 2008, 2008 Asia and South Pacific Design Automation Conference.

[7]  D. M. H. Walker,et al.  A fast algorithm for critical path tracing in VLSI digital circuits , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[8]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[9]  Kurt Antreich,et al.  Accelerated Fault Simulation and Fault Grading in Combinational Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Michael S. Hsiao,et al.  ALAPTF: a new transition fault model and the ATPG algorithm , 2004, 2004 International Conferce on Test.

[11]  Douglas B. Armstrong,et al.  A Deductive Method for Simulating Faults in Logic Circuits , 1972, IEEE Transactions on Computers.

[12]  Irith Pomeranz,et al.  Hazard-Based Detection Conditions for Improved Transition Fault Coverage of Scan-Based Tests , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Kwang-Ting Cheng,et al.  Classification and identification of nonrobust untestable path delay faults , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Raimund Ubar,et al.  Parallel X-fault simulation with critical path tracing technique , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[15]  Ernst G. Ulrich,et al.  Concurrent simulation of nearly identical digital networks , 1974, Computer.

[16]  Irith Pomeranz.  Generation of Mixed Test Sets for Transition Faults , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Irith Pomeranz,et al.  Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.