Runtime Verification of Typical Requirements for a Space Critical SoC Platform

SystemC TLM (Transaction Level Modeling) enables the description of complex Systems on Chip (SoC) at a high level of abstraction. It offers a number of advantages regarding architecture exploration, simulation performance, and early software development. The tendency is therefore to use TLM-based descriptions of SoC platforms as golden models that, by essence, must be flawless. In this paper, a SoC critical embedded platform under development by Astrium is used as proof-of-concept demonstrator, to assess the ISIS prototype tool which is devoted to the verification of SystemC TLM designs. Given temporal properties that capture the intended requirements, ISIS automatically instruments the design with ad hoc checkers that inform about the satisfaction of the properties during simulation. After a description of the target platform design, we show that the PSL language enables the unambiguous expression of the required properties, and that the checkers produced by ISIS verify their satisfaction with a limited simulation time overhead.

[1]  Laurence Pierre,et al.  Formal semantics for PSL modeling layer and application to the verification of transactional models , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[2]  Laurence Pierre,et al.  Enhancing the assertion-based verification of TLM designs with reentrancy , 2010, Eighth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE 2010).

[3]  Wolfgang Ecker,et al.  Specification Language for Transaction Level Assertions , 2006, 2006 IEEE International High Level Design Validation and Test Workshop.

[4]  Petru Eles,et al.  Formal Verification of SystemC Designs Using a Petri-Net Based Representation , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[5]  Frank Ghenassia Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems , 2010 .

[6]  Hugues Cassé,et al.  A design flow for critical embedded systems , 2010, International Symposium on Industrial Embedded System (SIES).

[7]  Katell Morin-Allory,et al.  Assertion-Based Design with Horus , 2008, 2008 6th ACM/IEEE International Conference on Formal Methods and Models for Co-Design.

[8]  Rolf Drechsler,et al.  Checkers for SystemC designs , 2004, Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2004. MEMOCODE '04..

[9]  Laurence Pierre,et al.  A Tractable and Fast Method for Monitoring SystemC TLM Specifications , 2008, IEEE Transactions on Computers.

[10]  Wolfgang Ecker,et al.  Interactive presentation: Implementation of a transaction level assertion framework in SystemC , 2007 .

[11]  Dominique Borrione Advances in Design Methods from Modeling Languages for Embedded Systems and SoC’s , 2010 .

[12]  Laurence Pierre,et al.  ISIS: Runtime verification of TLM platforms , 2009, 2009 Forum on Specification & Design Languages (FDL).

[13]  Florence Maraninchi,et al.  LusSy: An open tool for the analysis of systems-on-a-chip at the transaction level , 2005, Des. Autom. Embed. Syst..

[14]  Sofiène Tahar,et al.  Design and verification of SystemC transaction-level models , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Christian Haubelt,et al.  Assertion-Based Verification of Transaction Level Models , 2006, MBMV.

[16]  Frank Ghenassia,et al.  Transaction Level Modeling with SystemC , 2005 .