Speed-Path Debug Using At-Speed Scan Test Patterns

Speed path debug is a critical step to improve the performance of high performance VLSI designs. The purpose of speed path debug is to identify the performance limiting paths and fix them in the next product stepping so that the chip can run at a higher clock frequency. This paper investigates speed path debug techniques using at-speed scan test patterns. For each failing scan cell, the failing paths are identified based on structural analysis of logic simulation values. We further propose two metrics to rank the identified speed paths based on logic value analysis and based on timing information calculated for the failing pattern. Experimental results show the effectiveness of the proposed speed path debug technique.

[1]  Malgorzata Marek-Sadowska,et al.  Delay-fault diagnosis using timing information , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Abhijit Chatterjee,et al.  Path delay fault diagnosis in combinational circuits with implicitfault enumeration , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  J.A. Abraham,et al.  Timing verification and delay test generation for hierarchical designs , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[4]  Alfred L. Crouch,et al.  AC scan path selection for physical debugging , 2003, IEEE Design & Test of Computers.

[5]  Jing-Jia Liou,et al.  Exploring Linear Structures of Critical Path Delay Faults to Reduce Test Efforts , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[6]  Ying-Yen Chen,et al.  Diagnosis framework for locating failed segments of path delay faults , 2005, IEEE International Conference on Test, 2005..

[7]  Kwang-Ting Cheng,et al.  Silicon Debug for Timing Errors , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Mack W. Riley,et al.  Debug of the CELL Processor: Moving the Lab into Silicon , 2006, 2006 IEEE International Test Conference.

[9]  Akshay Gupta,et al.  Improving Transition Fault Test Pattern Quality through At-Speed Diagnosis , 2006, 2006 IEEE International Test Conference.

[10]  Sandeep K. Gupta,et al.  A new path-oriented effect-cause methodology to diagnose delay failures , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[11]  Srikanth Venkataraman,et al.  On diagnosing path delay faults in an at-speed environment , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[12]  Kozo Kinoshita,et al.  On per-test fault diagnosis using the X-fault model , 2004, ICCAD 2004.

[13]  Kwang-Ting Cheng,et al.  Delay Defect Diagnosis Based Upon Statistical Timing Models - The First Step , 2003, DATE.

[14]  Nur A. Touba,et al.  Adaptive techniques for improving delay fault diagnosis , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[15]  Patrick Girard,et al.  A novel approach to delay-fault diagnosis , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[16]  Li-C. Wang,et al.  On silicon-based speed path identification , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[17]  Kaushik Roy,et al.  A Novel Delay Fault Testing Methodology Using Low-Overhead Built-In Delay Sensor , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Serge Pravossoudovitch,et al.  Delay-fault diagnosis based on critical path tracing from symbolic simulation , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[19]  Don Douglas Josephson.  The manic depression of microprocessor debug , 2002, Proceedings. International Test Conference.

[20]  Andrzej J. Strojwas,et al.  Path delay fault diagnosis and coverage-a metric and an estimationtechnique , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Suriyaprakash Natarajan,et al.  Case Study on Speed Failure Causes in a Microprocessor , 2008, IEEE Design & Test of Computers.

[22]  Ruifeng Guo,et al.  Enhancing Transition Fault Model for Delay Defect Diagnosis , 2008, 2008 17th Asian Test Symposium.

[23]  Spyros Tragoudas,et al.  An implicit path-delay fault diagnosis methodology , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Leendert M. Huisman.  Diagnosing arbitrary defects in logic designs using single location at a time (SLAT) , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  Patrick Girard,et al.  An implicit delay fault simulation method with approximate detection threshold calculation , 1993, Proceedings of IEEE International Test Conference - (ITC).

[26]  Sandeep Kumar Goel,et al.  Design for debug: catching design errors in digital chips , 2002, IEEE Design & Test of Computers.