论文信息 - A room-temperature silicon single-electron metal–oxide–semiconductor memory with nanoscale floating-gate and ultranarrow channel

A room-temperature silicon single-electron metal–oxide–semiconductor memory with nanoscale floating-gate and ultranarrow channel

We have demonstrated a room-temperature silicon single-electron transistor memory that consists of (i) a narrow channel metal-oxide–semiconductor field-effect transistor with a width (∼10 nm) smaller than the Debye screening length of single electron; and (ii) a nanoscale polysilicon dot (∼7×7 nm) as the floating gate embedded between the channel and the control gate. We have observed that storing one electron on the floating gate can significantly screen the channel from the potential on the control gate, leading to a discrete shift in the threshold voltage, a staircase relationship between the charging voltage and the threshold shift, and a self-limiting charging process.

[1] S. Chou,et al. 10 nm Si pillars fabricated using electron‐beam lithography, reactive ion etching, and HF etching , 1993 .

[2] Sandip Tiwari,et al. A silicon nanocrystals based memory , 1996 .

[3] S. Chou,et al. 10 nm electron beam lithography and sub-50 nm overlay using a modified scanning electron microscope , 1993 .

[4] Kazuo Yano,et al. Room-temperature single-electron memory , 1994 .

[5] Roger Fabian W. Pease,et al. Self‐limiting oxidation for fabricating sub‐5 nm silicon nanowires , 1994 .

[6] S. Chou,et al. Single electron and hole quantum dot transistors operating above 110 K , 1995 .

[7] J. R. Davis. Instabilities In Mos Devices , 1981 .