RTNA: Securing SOC architectures from confidentiality attacks at runtime using ART1 neural networks
暂无分享,去创建一个
[1] Swarup Bhunia,et al. HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Behrouz A. Forouzan,et al. Cryptography and network security , 1998 .
[3] Miodrag Potkonjak,et al. This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1 Scalable Hardware Trojan Diagnosis , 2022 .
[4] Robert W. Newcomb,et al. VLSI implementation of ART1 memories , 1991, IEEE Trans. Neural Networks.
[5] Srinivas Devadas,et al. Robust and Reverse-Engineering Resilient PUF Authentication and Key-Exchange by Substring Matching , 2014, IEEE Transactions on Emerging Topics in Computing.
[6] Michael S. Hsiao,et al. Hardware Trojan Attacks: Threat Analysis and Countermeasures , 2014, Proceedings of the IEEE.
[7] Jeyavijayan Rajendran,et al. Regaining Trust in VLSI Design: Design-for-Trust Techniques , 2014, Proceedings of the IEEE.
[8] Christos A. Papachristou,et al. Dynamic evaluation of hardware trust , 2009, 2009 IEEE International Workshop on Hardware-Oriented Security and Trust.
[9] Rajat Subhra Chakraborty,et al. Hardware IP Protection During Evaluation Using Embedded Sequential Trojan , 2012, IEEE Design & Test of Computers.
[10] Miodrag Potkonjak,et al. A Benign Hardware Trojan on FPGA-based embedded systems , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).
[11] Weiqing Sun,et al. FPGA based trustworthy authentication technique using Physically Unclonable Functions and artificial intelligence , 2012, 2012 IEEE International Symposium on Hardware-Oriented Security and Trust.
[12] Swarup Bhunia,et al. Hardware IP Protection During Evaluation Using Embedded Sequential Trojan , 2012 .
[13] Mark Mohammad Tehranipoor,et al. A Sensitivity Analysis of Power Signal Methods for Detecting Hardware Trojans Under Real Process and Environmental Conditions , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[14] Yiorgos Makris,et al. Hardware Trojans in Wireless Cryptographic ICs , 2010, IEEE Design & Test of Computers.
[15] Mark Mohammad Tehranipoor,et al. Layout-Aware Switching Activity Localization to Enhance Hardware Trojan Detection , 2012, IEEE Transactions on Information Forensics and Security.
[16] Mark Mohammad Tehranipoor,et al. Protection Against Hardware Trojan Attacks: Towards a Comprehensive Solution , 2013, IEEE Design & Test.
[17] Ingrid Verbauwhede,et al. A Pay-per-Use Licensing Scheme for Hardware IP Cores in Recent SRAM-Based FPGAs , 2012, IEEE Transactions on Information Forensics and Security.
[18] Amlan Chakrabarti,et al. Analysis of Secret Key Revealing Trojan Using Path Delay Analysis for Some Cryptocores , 2014, FICTA.
[19] Kaushik Roy,et al. Hardware Trojan Detection by Multiple-Parameter Side-Channel Analysis , 2013, IEEE Transactions on Computers.
[21] Rajat Subhra Chakraborty,et al. Hardware Trojan Insertion by Direct Modification of FPGA Configuration Bitstream , 2013, IEEE Design & Test.
[22] Yiorgos Makris,et al. Proof-Carrying Hardware Intellectual Property: A Pathway to Trusted Module Acquisition , 2012, IEEE Transactions on Information Forensics and Security.
[23] Stephen Grossberg,et al. The ART of adaptive pattern recognition by a self-organizing neural network , 1988, Computer.
[24] Mark Mohammad Tehranipoor,et al. A Novel Technique for Improving Hardware Trojan Detection and Reducing Trojan Activation Time , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[25] Sanguthevar Rajasekaran,et al. Neural networks, fuzzy logic, and genetic algorithms : synthesis and applications , 2003 .
[26] Farinaz Koushanfar,et al. A Survey of Hardware Trojan Taxonomy and Detection , 2010, IEEE Design & Test of Computers.
[27] Dhruva Acharyya,et al. Detecting Trojans Through Leakage Current Analysis Using Multiple Supply Pad ${I}_{\rm DDQ}$s , 2010, IEEE Transactions on Information Forensics and Security.