Synthesis for Broadside Testability of Transition Faults

We describe a synthesis-for-testability approach targeting broadside testing of transition faults. We refer to this process as synthesis for broadside testability. Unlike design-for-testability (DFT) procedures that require additional control inputs to implement DFT modes of operation, synthesis for broadside testability uses only the standard scan design and relies on broadside tests to detect target faults. The proposed procedure improves the testability of a circuit by changing next-states of state- transitions from its unreachable states, i.e., states that the circuit cannot enter during functional operation. In this way, it replaces broadside tests of the original circuit with new broadside tests that are more effective in detecting target faults.

[1]  Irith Pomeranz,et al.  On achieving complete coverage of delay faults in full scan circuits using locally available lines , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[2]  Jacob Savir,et al.  AT-SPEED TEST IS NOT NECESSARILY AN AC TEST , 1991, 1991, Proceedings. International Test Conference.

[3]  Bernd Becker,et al.  On local transformations and path delay fault testability , 1995, J. Electron. Test..

[4]  Enrico Macii,et al.  Algorithms for approximate FSM traversal based on state space decomposition , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Rolf Drechsler,et al.  Testability properties of local circuit transformations with respect to the robust path-delay-fault model , 1994, Proceedings of 7th International Conference on VLSI Design.

[6]  Feng Lu,et al.  Constraint extraction for pseudo-functional scan-based delay testing , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[7]  Irith Pomeranz,et al.  On generating pseudo-functional delay fault tests for scan designs , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[8]  Irith Pomeranz,et al.  On the Number of Tests to Detect All Path Delay Faults in Combinational Logic Circuits , 1996, IEEE Trans. Computers.

[9]  Kwang-Ting Cheng,et al.  Resynthesis of combinational circuits for path count reduction and for path delay fault testability , 1996, Proceedings ED&TC European Design and Test Conference.

[10]  Xiao Liu,et al.  Hybrid delay scan: a low hardware overhead scan-based delay test technique for high fault coverage and compact test sets , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[11]  Kurt Keutzer,et al.  Synthesis of robust delay-fault-testable circuits: practice , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Srinivas Patil,et al.  Scan-based transition test , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Srinivas Patil,et al.  Broad-side delay test , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Irith Pomeranz,et al.  Methods for improving transition delay fault coverage using broadside tests , 2005, IEEE International Conference on Test, 2005..

[15]  Michael D. Ciletti,et al.  Arrangement of latches in scan-path design to improve delay fault coverage , 1990, Proceedings. International Test Conference 1990.

[16]  Srinivas Patil,et al.  On broad-side delay test , 1994, Proceedings of IEEE VLSI Test Symposium.

[17]  David E. Long,et al.  Identifying sequentially untestable faults using illegal states , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[18]  Nur A. Touba,et al.  Applying two-pattern tests using scan-mapping , 1996, Proceedings of 14th VLSI Test Symposium.

[19]  Irith Pomeranz,et al.  On Synthesis-for-Testability of Combinational Logic Circuits , 1995, 32nd Design Automation Conference.