Time-based all-digital sigma–delta modulators for nanometer low voltage CMOS data converters

A phase-based delta–sigma (ΔΣ) analog-to-digital converter (ADC) is proposed and the idea is demonstrated using two architectures. The first architecture adopts a delay-locked-loop (DLL) mechanism. It is realized by a modification of a DLL using a voltage-controlled delay line (VCDL) based quantizer and a charge pump in the feedback path. The proposed architecture offers both reference jitter shaping and quantization noise shaping. Simulation results show that the proposed ΔΣ ADC achieved 50.5 dB SNDR or 8.09 bits resolution for a 10 MHz signal bandwidth. The second architecture adopts a combination of voltage-controlled and digitally-controlled delay lines (VCDL–DCDL) as the phase-domain counterparts of an ADC–DAC in a traditional delta–sigma modulator. Simulation results of the new modulator achieve a 57.8 dB SNR, or a 9.28 bit over a 10 MHz bandwidth.

[1]  Beomsup Kim,et al.  PLL/DLL system noise analysis for low jitter clock synthesizer design , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[2]  M.Z. Straayer,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, IEEE Journal of Solid-State Circuits.

[3]  Gordon W. Roberts,et al.  Delta–Sigma A/D Conversion Via Time-Mode Signal Processing , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[5]  Poras T. Balsara,et al.  1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Ken Kundert,et al.  Modeling Jitter in PLL-based Frequency Synthesizers , 2001 .

[7]  Pietro Andreani,et al.  A Digitally Controlled Shunt Capacitor CMOS Delay Line , 1999 .

[8]  Luke Theogarajan,et al.  A micropower delta-sigma modulator based on a self-biased super inverter for neural recording systems , 2010, IEEE Custom Integrated Circuits Conference 2010.

[9]  M.H. Perrott,et al.  A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time $\Delta\Sigma$ ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 $\mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.

[10]  Youngcheol Chae,et al.  Low Voltage, Low Power, Inverter-Based Switched-Capacitor Delta-Sigma Modulator , 2009, IEEE J. Solid State Circuits.

[11]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .