Assessing and Mitigating Radiation Effects in Xilinx FPGAs
暂无分享,去创建一个
[1] M. Caffrey,et al. Correcting single-event upsets through virtex partial configuration , 2000 .
[2] Luigi Carro,et al. Designing and testing fault-tolerant techniques for SRAM-based FPGAs , 2004, CF '04.
[3] C. Carmichael,et al. Dynamic testing of Xilinx Virtex-II field programmable gate array (FPGA) input/output blocks (IOBs) , 2004, IEEE Transactions on Nuclear Science.
[4] Heather M. Quinn,et al. Terrestrial-based radiation upsets: a cautionary tale , 2005, 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05).
[5] Massimo Violante,et al. Efficient estimation of SEU effects in SRAM-based FPGAs , 2005, 11th IEEE International On-Line Testing Symposium.
[6] P. Graham,et al. Radiation-induced multi-bit upsets in SRAM-based FPGAs , 2005, IEEE Transactions on Nuclear Science.
[7] M. Wirthlin,et al. Improving FPGA Design Robustness with Partial TMR , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.
[8] C. Carmichael,et al. Single Event Upsets in Xilinx Virtex-4 FPGA Devices , 2006, 2006 IEEE Radiation Effects Data Workshop.
[9] M. Berg,et al. Fault tolerance implementation within SRAM based FPGA designs based upon the increased level of single event upset susceptibility , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).