Efficient algorithmic decomposition of transistor groups into series, bridge, and parallel combinations

A novel approach to automatically decompose MOS transistor groups into pull-up, pull-down, and pass-transistor subgroups is described. The subgroups are further recursively decomposed into series, parallel, and bridge combinations, all in linear time. This approach is more powerful and efficient than existing ones and has important applications in static timing analysis, electrical verification, and simulation of MOS VLSI digital circuits. It has been implemented and tested in the timing analysis program TAMIA and requires as little as 0.0025 s/transistor to decompose a large circuit on a SUN3 computer. >

[1]  Allen Van Gelder,et al.  Computer Algorithms: Introduction to Design and Analysis , 1978 .

[2]  Norman P. Jouppi,et al.  TV: An nMOS Timing Analyzer , 1983 .

[3]  Michel Dagenais,et al.  Worst-Case Delay Estimation of Transistor Groups , 1989, 26th ACM/IEEE Design Automation Conference.

[4]  Randal E. Bryant,et al.  A Switch-Level Model and Simulator for MOS Digital Systems , 1984, IEEE Transactions on Computers.

[5]  John K. Ousterhout.  A Switch-Level Timing Verifier for Digital MOS VLSI , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Robert E. Tarjan,et al.  Dividing a Graph into Triconnected Components , 1973, SIAM J. Comput..

[7]  Hugo De Man,et al.  DIALOG: An Expert Debugging System for MOSVLSI Design , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Makoto Endo,et al.  A New Automatic Logic Interconnection Verification System for VLSI Design , 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  E. Vanden Meersch,et al.  SLOCOP : A Timing Verification Tool for Synchronous CMOS Logic , 1986, ESSCIRC '86: Twelfth European Solid-State Circuits Conference.

[10]  Norman P. Jouppi,et al.  Timing Analysis and Performance Improvement of MOS VLSI Designs , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Daniel W. Dobberpuhl,et al.  The design and analysis of VLSI circuits , 1985 .