A 1 ns, 1 W, 2.5 V, 32 Kb NTL-CMOS SRAM macro using a memory cell with p-channel access transistors

While an ECL-CMOS SRAM can achieve both ultra high speed and high density, it consumes a lot of power and cannot be applied to low power supply voltage applications. This paper describes an NTL (Non Threshold Logic)-CMOS SRAM macro that consists of a PMOS access transistor CMOS memory cell, an NTL decoder with an on-chip voltage generator, and an automatic bit line signal voltage swing controller. A 32 Kb SRAM macro, which achieves a 1 ns access time at 2.5 V power supply and consumes a mere 1 W, has been developed on a 0.4 /spl mu/m BiCMOS technology.

[1]  Kiyotaka Imai,et al.  A novel sub-2.0 V BiCMOS logic circuit with a BiCMOS charge pump , 1994, Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting.

[2]  H. Suzuki,et al.  A 220 MHz pipelined 16 Mb BiCMOS SRAM with PLL proportional self-timing generator , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[3]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[4]  Mark R. Santoro,et al.  A subnanosecond 64 Kb BiCMOS SRAM , 1994, Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting.

[5]  T. Yamazaki,et al.  A 220-MHz pipelined 16-Mb BiCMOS SRAM with PLL proportional self-timing generator , 1994 .

[6]  M. Usami,et al.  SPL (super push-pull logic) a bipolar novel low-power high-speed logic circuit , 1989, Symposium 1989 on VLSI Circuits.

[7]  Keiichi Higeta,et al.  A 0.65-ns, 72-kb ECL-CMOS RAM macro for a 1-Mb SRAM , 1995 .

[8]  Keiichi Higeta,et al.  A 0.65ns, 72kb Ecl-cmos Ram Macro For A 1mb Sram , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.