Verification and Analysis of Self-Checking Properties through ATPG

Present and future semiconductor technologies are characterized by increasing parameters variations as well as an increasing susceptibility to external disturbances. Transient errors during system operation are no longer restricted to memories but also affect random logic, and a robust design becomes mandatory to ensure a reliable system operation. Self-checking circuits rely on redundancy to detect and compensate errors online. However, during synthesis and optimization self-checking properties can be destroyed. This paper shows how automatic test pattern generation (ATPG) can be used to analyze self-checking properties. As a result the properties are either verified or the fault detection profile provided by ATPG can be used to increase the error detection or fault tolerance capabilities of the design. Experimental data are shown for several self-checking arithmetic circuits.

[1]  Edward J. McCluskey,et al.  Quantitative Evaluation of Self-Checking Circuits , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  David Blaauw,et al.  Logic SER reduction through flip flop redesign , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[3]  Dhiraj K. Pradhan,et al.  Fault-tolerant computer system design , 1996 .

[4]  Kurt Antreich,et al.  IGRAINE-an Implication GRaph-bAsed engINE for fast implication, justification, and propagation , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Steffen Graf,et al.  Error Detection Circuits , 1993 .

[6]  Bernd Becker,et al.  Selective Hardening in Early Design Steps , 2008, 2008 13th European Test Symposium.

[7]  Michael Gössel,et al.  A new code-disjoint sum-bit duplicated carry look-ahead adder for parity codes , 2001, Proceedings 10th Asian Test Symposium.

[8]  Sudhakar M. Reddy,et al.  On the effectiveness of residue code checking for parallel two's complement multipliers , 1994, Proceedings of IEEE 24th International Symposium on Fault- Tolerant Computing.

[9]  Bella Bose,et al.  A self-checking ALU design with efficient codes , 1996, Proceedings of 14th VLSI Test Symposium.

[10]  Lorenzo Alvisi,et al.  Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.

[11]  Niraj K. Jha,et al.  Design and synthesis of self-checking VLSI circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Suchai Thanawastien,et al.  An SFS Berger check prediction ALU and its application to self-checking processor designs , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Naresh R. Shanbhag,et al.  Sequential Element Design With Built-In Soft Error Resilience , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  D. Brand.  Verification of large synthesized designs , 1993, ICCAD 1993.

[15]  Mu Yue Hsiao,et al.  The Carry-Dependent Sum Adder , 1963, IEEE Trans. Electron. Comput..

[16]  Hans-Joachim Wunderlich,et al.  A Refined Electrical Model for Particle Strikes and its Impact on SEU Prediction , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[17]  Israel Koren,et al.  Fault-Tolerant Systems , 2007 .

[18]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[19]  J. Tschanz,et al.  Neutron soft error rate measurements in a 90-nm CMOS process and scaling trends in SRAM from 0.25-/spl mu/m to 90-nm generation , 2003, IEEE International Electron Devices Meeting 2003.

[20]  Yervant Zorian,et al.  On-Line Testing for VLSI—A Compendium of Approaches , 1998, J. Electron. Test..

[21]  Michael Nicolaidis,et al.  Fault-Secure Parity Prediction Booth Multipliers , 1999, IEEE Des. Test Comput..

[22]  Michael H. Schulz,et al.  Improved deterministic test pattern generation with applications to redundancy identification , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  Nur A. Touba,et al.  Cost-effective approach for reducing soft error failure rate in logic circuits , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[24]  Nur A. Touba,et al.  Logic synthesis of multilevel circuits with concurrent error detection , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  Robert Baumann,et al.  Soft errors in advanced computer systems , 2005, IEEE Design & Test of Computers.

[26]  Edward J. McCluskey,et al.  Finite state machine synthesis with concurrent error detection , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[27]  Rolf Drechsler,et al.  A Basis for Formal Robustness Checking , 2008, ISQED 2008.

[28]  Michael Nicolaidis.  On-line testing for VLSI , 1997, Proceedings International Test Conference 1997.

[29]  Michael Gössel,et al.  New Self-checking Output-Duplicated Booth Multiplier with High Fault Coverage for Soft Errors , 2005, 14th Asian Test Symposium (ATS'05).

[30]  S. Nassif,et al.  Delay variability: sources, impacts and trends , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[31]  Shekhar Y. Borkar,et al.  Designing reliable systems from unreliable components: the challenges of transistor variability and degradation , 2005, IEEE Micro.

[32]  Donatella Sciuto,et al.  The design of reliable devices for mission-critical applications , 2003, IEEE Trans. Instrum. Meas..

[33]  R. Velazco,et al.  Design of SEU-hardened CMOS memory cells: the HIT cell , 1993, RADECS 93. Second European Conference on Radiation and its Effects on Components and Systems (Cat. No.93TH0616-3).

[34]  Michael Gössel,et al.  A new self-checking multiplier by use of a code-disjoint sum-bit duplicated adder , 2004, Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004..

[35]  Prithviraj Banerjee,et al.  RSYN: a system for automated synthesis of reliable multilevel circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[36]  Eiji Fujiwara,et al.  Probability to Achieve TSC Goal , 1996, IEEE Trans. Computers.

[37]  James E. Smith,et al.  Strongly Fault Secure Logic Networks , 1978, IEEE Transactions on Computers.

[38]  Shujian Zhang,et al.  Evaluating the safety of self-checking circuits , 1995, J. Electron. Test..