A Metastability-Free Multi-synchronous Communication Scheme for SoCs
暂无分享,去创建一个
[1] Leslie Lamport,et al. Arbitration-free synchronization , 2003, Distributed Computing.
[2] 近藤 真史,et al. Globally Asynchronous Locally Synchronous Systemにおける非同期バスの一構成法(計算機システム) , 2007 .
[3] Matthias Függer,et al. Fault-Tolerant Distributed Clock Generation in VLSI Systems-on-Chip , 2006, 2006 Sixth European Dependable Computing Conference.
[4] P.H. Eaton,et al. SEU and SET Modeling and Mitigation in Deep Submicron Technologies , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.
[5] M. Nicolaidis,et al. Design for soft error mitigation , 2005, IEEE Transactions on Device and Materials Reliability.
[6] Shekhar Y. Borkar,et al. Designing reliable systems from unreliable components: the challenges of transistor variability and degradation , 2005, IEEE Micro.
[7] Ran Ginosar,et al. Data synchronization issues in GALS SoCs , 2004, 10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings..
[8] Guy Lemieux,et al. A Survey and Taxonomy of GALS Design Styles , 2007, IEEE Design & Test of Computers.
[9] Daniel Marcos Chapiro,et al. Globally-asynchronous locally-synchronous systems , 1985 .
[10] Ran Ginosar,et al. Timing measurements of synchronization circuits , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..
[11] Ran Ginosar,et al. Adaptive synchronization , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).
[12] Alain Greiner,et al. Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures , 2007, First International Symposium on Networks-on-Chip (NOCS'07).
[13] Antonio Cantoni,et al. Metastable Behavior in Digital Systems , 1987, IEEE Design & Test of Computers.
[14] Ulrich Schmid,et al. Achieving Synchrony without Clocks , 2008 .
[15] Andreas Steininger,et al. VLSI Implementation of a Fault-Tolerant Distributed Clock Generation , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.
[16] Cristian Constantinescu,et al. Trends and Challenges in VLSI Circuit Reliability , 2003, IEEE Micro.
[17] Mónico Linares Aranda,et al. Interconnected rings and oscillators as gigahertz clock distribution nets , 2003, GLSVLSI '03.
[18] Cecilia Metra,et al. Implications of clock distribution faults and issues with screening them during manufacturing testing , 2004, IEEE Transactions on Computers.