FPGA bridging fault detection and location via differential I/sub DDQ/

Standard I/sub DDQ/ testing is limited by the ability to distinguish a small fault current from a large background leakage current: this limitation is overcome in FPGAs by differential I/sub DDQ/ testing. Partitioning of interconnects further increases the detectability of a fault current. Fault location can be achieved by iteratively applying partitioned differential I/sub DDQ/ testing to eliminate fault-free nets. The location algorithm, easily automated, requires very few configurations and I/sub DDQ/ measurements, logarithmic to the number of initially-suspected faulty nets.

[1]  Sreejit Chakravarty,et al.  Introduction to ID̳D̳Q̳ testing , 1997 .

[2]  R. Rajsuman,et al.  Iddq testing for CMOS VLSI , 1994, Proceedings of the IEEE.

[3]  Charles F. Hawkins,et al.  IDDQ Testing of VLSI Circuits , 1993, Springer US.

[4]  Russell Tessier,et al.  Interconnect testing in cluster-based FPGA architectures , 2000, Proceedings 37th Design Automation Conference.

[5]  Russell Tessier,et al.  Testing and diagnosis of interconnect faults in cluster-based FPGA architectures , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Wojciech Maly,et al.  Current signatures [VLSI circuit testing] , 1996, Proceedings of 14th VLSI Test Symposium.

[7]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[8]  Mohammed Niamat,et al.  A BIST scheme for testing the interconnects of SRAM-based FPGAs , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[9]  S.R. Makar,et al.  Some faults need an I/sub ddq/ test , 1996, Digest of Papers 1996 IEEE International Workshop on IDDQ Testing.

[10]  E. Chmelaf.  Fpga interconnect delay fault testing , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[11]  Robert C. Aitken,et al.  Current ratios: a self-scaling technique for production IDDQ testing , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[12]  Ian G. Harris,et al.  Application of built in self-test for interconnect testing of FPGAs , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[13]  Robert C. Aitken,et al.  Current ratios: a self-scaling technique for production I/sub DDQ/ testing , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[14]  Charles F. Hawkins,et al.  Quiescent power supply current measurement for CMOS IC defect detection , 1989 .

[15]  Claude Thibeault.  On the Comparison of IDDQ and IDDQ Testing , 1999, VTS.

[16]  Sreejit Chakravarty,et al.  Introduction to I DDQ testing , 1997 .

[17]  Mehdi Baradaran Tahoori,et al.  Diagnosis of open defects in FPGA interconnect , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..

[18]  Anthony C. Miller.  I/sub DDQ/ testing in deep submicron integrated circuits , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[19]  Wojciech Maly,et al.  Current Signatures for Production Testing , 1996 .

[20]  Claude Thibeault.  On the comparison of /spl Delta/I/sub DDQ/ and I/sub DDQ/ testing , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[21]  Wojciech Maly,et al.  Current signatures for production testing [CMOS ICs] , 1996, Digest of Papers 1996 IEEE International Workshop on IDDQ Testing.

[22]  Theo J. Powell,et al.  Delta Iddq for testing reliability , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[23]  Erik Chmelar,et al.  FPGA Interconnect Delay Fault Testing , 2003, ITC.

[24]  Edward J. McCluskey,et al.  Some faults need an Iddq test , 1996 .

[25]  Mehdi Baradaran Tahoori.  Using satisfiability in application-dependent testing of FPGA interconnects , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).