A 4 Mb NAND EEPROM with tight programmed V/sub t/ distribution

Described is a 5-V-only 4-Mb (512K*8 b) NAND EEPROM (electrically erasable programmable ROM) with tight programmed threshold voltage (V/sub t/) distribution, controlled by a novel program-verify technique. A tight programmed V/sub t/ distribution width of 0.8 V for the 4 Mb cell array is achieved. By introducing a compact row-decoder circuit, a die size of 7.28 mm*15.31 mm is achieved using 1.0 mu m design rules. A unique twin p-well structure has made it possible to realize low-power 5 V-only erase/program operation easily and to achieve 100 K-cycle endurance. >

[1]  G. Groeseneken,et al.  Programming mode dependent degradation of tunnel oxide floating gate devices , 1987, 1987 International Electron Devices Meeting.

[2]  M. Momodomi,et al.  New ultra high density EPROM and flash EEPROM with NAND structure cell , 1987, 1987 International Electron Devices Meeting.

[3]  R. Kirisawa,et al.  A NAND structured cell with a new programming technology for highly reliable 5 V-only flash EEPROM , 1990, Digest of Technical Papers.1990 Symposium on VLSI Technology.

[4]  P. Shah,et al.  A 4 Mb 5 V-only flash EEPROM with sector erase , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[5]  Tetsuo Endoh,et al.  A high-density NAND EEPROM with block-page programming for microcomputer applications , 1990 .

[6]  Tetsuo Endoh,et al.  An experimental 4-Mbit CMOS EEPROM with a NAND-structured cell , 1989 .

[7]  B. Vajdic,et al.  A 90-ns one-million erase/program cycle 1-Mbit flash memory , 1989 .

[8]  H. Oodaira,et al.  A 4-Mbit NAND-EEPROM with tight programmed Vt distribution , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[9]  T. Tanaka,et al.  An 80 ns 1 Mb flash memory with on-chip erase/erase-verify controller , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.