Design and analysis of a self-timed duplex communication system

Communication-centric design is a key paradigm for systems-on-chips (SoCs), where most computing blocks are predesigned IP cores. Due to the problems with distributing a clock across a large die, future system designs are more asynchronous or self-timed. For portable, battery-run applications, power and pin efficiency is an important property of a communication system where the cost of a signal transition on a global interconnect is much greater than for internal wires in logic blocks. We address this issue by designing an asynchronous communication system aimed at power and pin efficiency. Another important issue of SoC design is design productivity. It demands new methods and tools, particularly for designing communication protocols and interconnects. The design of a self-timed communication system is approached employing formal techniques supported by verification and synthesis tools. The protocol is formally specified and verified with respect to deadlock-freedom and delay-insensitivity using a Petri-net-based model-checking tool. A protocol controller has been synthesized by a direct mapping of the Petri net model derived from the protocol specification. The logic implementation was analyzed using the Cadence toolkit. The results of SPICE simulation show the advantages of the direct mapping method compared to logic synthesis.

[1]  Kenneth L. McMillan,et al.  Symbolic model checking , 1992 .

[2]  Aristeidis Efthymiou.  The Design of a Low-Power Asynchronous Communication System , 2000 .

[3]  Tadao Murata,et al.  Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.

[4]  Kees van Berkel.  Beware the isochronic fork , 1992, Integr..

[5]  RENA DAVID,et al.  Modular Design of Asynchronous Circuits Defined by Graphs , 1977, IEEE Transactions on Computers.

[6]  Montek Singh,et al.  A Power-Efficient Duplex Communication System , 2000 .

[7]  Tom Verhoeff,et al.  Delay-insensitive codes — an overview , 1988, Distributed Computing.

[8]  Alexandre Yakovlev,et al.  Signal Graphs: From Self-Timed to Timed Ones , 1985, PNPM.

[9]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[10]  Lee A. Hollaar.  Direct Implementation of Asynchronous Control Units , 1982, IEEE Transactions on Computers.

[11]  Alex Yakovlev,et al.  Asynchronous circuit synthesis by direct mapping: interfacing to environment , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[12]  Niraj K. Jha,et al.  MINIMALIST: An Environment for the Synthesis, Verification and Testability of Burst-Mode Asynchronous Machines , 1999 .

[13]  Dr John Bainbridge.  Asynchronous System-on-Chip Interconnect , 2002, Distinguished Dissertations.

[14]  Victor Varshavsky,et al.  Asynchronous Control Device Design by Net Model Behavior Simulation , 1996, Application and Theory of Petri Nets.

[15]  A. Danthine,et al.  Protocol Representation with Finite-State Models , 1980, IEEE Trans. Commun..

[16]  Albert Koelmans,et al.  Petri Nets and Digital Hardware Design , 1998 .

[17]  Alexei Semenov.  Verification and synthesis of asynchronous control circuits using petri net unfoldings , 1997 .

[18]  Steven M. Nowick,et al.  Automatic synthesis of burst-mode asynchronous controllers , 1993 .

[19]  Alexandre Yakovlev,et al.  STG optimisation in the direct mapping of asynchronous circuits , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[20]  Alexandre Yakovlev,et al.  Visualization and resolution of coding conflicts in asynchronous circuit design , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[21]  Alexandre Yakovlev,et al.  Designing an asynchronous pipeline token ring interface , 1995, Proceedings Second Working Conference on Asynchronous Design Methodologies.