A Simulink-to-FPGA implementation tool for enhanced design flow [educational applications]
暂无分享,去创建一个
[1] Alok N. Choudhary,et al. Automated synthesis of pipelined designs on FPGAs for signal and image processing applications described in MATLAB(R) , 2001, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455).
[2] Youn-Long Lin,et al. Recent developments in high-level synthesis , 1997, TODE.
[3] Ed F. Deprettere,et al. Compilation From Matlab to Process Networks Realized in FPGA , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).
[4] Ed F. Deprettere,et al. Compilation from Matlab to process networks realised in FPGA , 2001 .
[5] E. Rijpkema,et al. Compaan: deriving process networks from Matlab for embedded signal processing architectures , 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518).
[6] Alok N. Choudhary,et al. A system for synthesizing optimized FPGA hardware from Matlab(R) , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).