Arithmetic module-based built-in self test architecture for two-pattern testing
暂无分享,去创建一个
[1] Jürgen Schlöffel,et al. Deterministic Logic BIST for Transition Fault Testing , 2006, Eleventh IEEE European Test Symposium (ETS'06).
[2] Irith Pomeranz,et al. On n-detection test sets and variable n-detection test sets fortransition faults , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Ioannis Voyiatzis,et al. A counter-based pseudo-exhaustive pattern generator for BIST applications , 2004, Microelectron. J..
[4] Qiang Xu,et al. DFT infrastructure for broadside two-pattern test of core-based SOCs , 2006, IEEE Transactions on Computers.
[5] Constantin Halatsis,et al. An Accumulator-Based BIST Approach for Two-Pattern Testing , 1999, J. Electron. Test..
[6] Janusz Rajski,et al. Arithmetic Additive Generators of Pseudo-Exhaustive Test Patterns , 1996, IEEE Trans. Computers.
[7] Emil Gizdarski. Detection of Delay Faults in Memory Address Decoders , 2000, J. Electron. Test..
[8] Krishnendu Chakrabarty,et al. Design of built-in test generator circuits using width compression , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Ioannis Voyiatzis. Accumulator-based pseudo-exhaustive two-pattern generation , 2007, J. Syst. Archit..
[10] Kaushik Roy,et al. Arbitrary Two-Pattern Delay Testing Using a Low-Overhead Supply Gating Technique , 2008, J. Electron. Test..
[11] Albrecht P. Stroele,et al. A self-test approach using accumulators as test pattern generators , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.
[12] Charles E. Stroud. A Designer's Guide to Built-In Self-Test , 2002 .
[13] Víctor H. Champac,et al. Stuck-Open Fault Leakage and Testing in Nanometer Technologies , 2009, 2009 27th IEEE VLSI Test Symposium.
[14] D. Gizopoulos,et al. An effective BIST scheme for carry-save and carry-propagate array multipliers , 1995, Proceedings of the Fourth Asian Test Symposium.
[15] Sandeep K. Gupta,et al. BIST Test Pattern Generators for Two-Pattern Testing-Theory and Design Algorithms , 1996, IEEE Trans. Computers.
[16] Sandeep K. Gupta,et al. Efficient BIST TPG design and test set compaction via input reduction , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[17] Howard C. Card,et al. Cellular automata-based pseudorandom number generators for built-in self-test , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[18] Janusz Rajski,et al. Arithmetic Built-In Self-Test for Embedded Systems , 1997 .