A Novel Scheme for Encoding and Watermark Embedding in VLSI Physical Design for IP Protection
暂无分享,去创建一个
[1] Miodrag Potkonjak,et al. Robust FPGA intellectual property protection through multiple small watermarks , 1999, DAC '99.
[2] Miodrag Potkonjak,et al. Effective iterative techniques for fingerprinting design IP , 1999, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Edoardo Charbon. Hierarchical watermarking in IC design , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).
[4] Sartaj Sahni,et al. A linear algorithm to find a rectangular dual of a planar triangulated graph , 1986, 23rd ACM/IEEE Design Automation Conference.
[5] Miodrag Potkonjak,et al. Constraint-based watermarking techniques for design IP protection , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Majid Sarrafzadeh,et al. An Introduction To VLSI Physical Design , 1996 .
[7] Miodrag Potkonjak,et al. Effective iterative techniques for fingerprinting design IP , 2004, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..