A cellular automata based highly accurate memory test hardware realizing March C-

This work reports a highly accurate test structure for high speed memories. The theoretical bases of the design are the March algorithm and cellular automata (CA) proposed by von Neumann in 1950s. Theory of 3 and 5-neighborhood CA, employed for the current application, has been developed to enhance the self-testability of memory test logic. The special class of single length cycle attractor cellular automata, introduced in this work, accepts status of each memory word and evaluates it to decide on the faults in the memory. The extension of CA neighborhood to 5 enables propagation of the effect of faults in memory or in the test logic to the error line of the test structure. This overcomes the inability of classical memory test hardware designed with the ex - or and or logic.

[1]  Said Hamdioui,et al.  Detecting memory faults in the presence of bit line coupling in SRAM devices , 2010, 2010 IEEE International Test Conference.

[2]  Burton Voorhees,et al.  Additive Cellular Automata , 2009, Encyclopedia of Complexity and Systems Science.

[3]  Santanu Chattopadhyay,et al.  Additive cellular automata : theory and applications , 1997 .

[4]  Melvin A. Breuer,et al.  Diagnosis and Reliable Design of Digital Systems , 1977 .

[5]  Carlos R. P. Hartmann,et al.  An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories , 1977, IEEE Transactions on Computers.

[6]  Yervant Zorian,et al.  Minimal march test algorithm for detection of linked static faults in random access memories , 2006, 24th IEEE VLSI Test Symposium.

[7]  Stephen Wolfram,et al.  Universality and complexity in cellular automata , 1983 .

[8]  Biplab K. Sikdar,et al.  High Speed Hardware for March C¯ , 2012, 2012 International Symposium on Electronic System Design (ISED).

[9]  Said Hamdioui,et al.  The state-of-art and future trends in testing embedded memories , 2004 .

[10]  Ad J. van de Goor,et al.  A Systematic Method for Modifying March Tests for Bit-Oriented Memories into Tests for Word-Oriented Memories , 2003, IEEE Trans. Computers.

[11]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[12]  Ad J. van de Goor,et al.  March tests for word-oriented memories , 1998, Proceedings Design, Automation and Test in Europe.

[13]  S. Hamdioui,et al.  Converting March tests for bit-oriented memories into tests for word-oriented memories , 1998, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236).

[14]  Howard C. Card,et al.  Cellular automata-based pseudorandom number generators for built-in self-test , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Marian Marinescu,et al.  Simple and Efficient Algorithms for Functional RAM Testing , 1982, ITC.

[16]  Biplab K. Sikdar,et al.  A self testable hardware for memory , 2013, 2013 IEEE International Conference on Circuits and Systems (ICCAS).

[17]  Santanu Chattopadhyay,et al.  Cellular-Automata-Array-Based Diagnosis of Board Level Faults , 1998, IEEE Trans. Computers.

[18]  Nazma Naskar,et al.  Characterization of CA Rules for SACA Targeting Detection of Faulty Nodes in WSN , 2010, ACRI.

[19]  Biplab K. Sikdar,et al.  Fault diagnosis of VLSI circuits with cellular automata based pattern classifier , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Husni Al-Muhtaseb,et al.  Efficient O(/spl radic/n) BIST algorithms for DDNPS faults in dual port memories , 1994, Proceedings., International Test Conference.

[21]  Andrea Costa,et al.  Programmable memory BIST , 2005, IEEE International Conference on Test, 2005..

[22]  Wen-Ben Jone,et al.  An efficient BIST method for non-traditional faults of embedded memory arrays , 2003, IEEE Trans. Instrum. Meas..

[23]  P. Baanen,et al.  Testing word oriented embedded RAMs using built-in self test , 1988, [Proceedings] COMPEURO 88 - System Design: Concepts, Methods and Tools.

[24]  Yervant Zorian,et al.  Minimal March Tests for Dynamic Faults in Random Access Memories , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[25]  Nilanjan Mukherjee,et al.  High Volume Diagnosis in Memory BIST Based on Compressed Failure Data , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[26]  Biplab K. Sikdar,et al.  A cellular automata based design of self testable hardware for March C− , 2013, 2013 International Conference on High Performance Computing & Simulation (HPCS).

[27]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .