Exploiting Parse Trees in LTL Specification Diagnosis

Specifications are a development process’ lifeblood. Capturing the designers’ intentions regarding functionality, interface, test targets, and other aspects, they establish the correct context in design communication, development, and verification amongst other steps like synthesis. A specification’s quality is thus a crucial factor. Recently we showed a way to exploit model-based diagnosis for the development of formal (functional) specifications in the Linear Temporal Logic (LTL). In this paper we show how to improve that diagnosis process’ search via considering a specification’s parse tree. Implementing our ideas with the well-established HS-DAG algorithm, we report experimental results showing our reasoning’s attractiveness.

[1]  Orna Kupferman,et al.  Sanity Checks in Formal Verification , 2006, CONCUR.

[2]  Dana Fisman,et al.  A Framework for Inherent Vacuity , 2009, Haifa Verification Conference.

[3]  Meir Kalech,et al.  Compiling Model-Based Diagnosis to Boolean Satisfaction , 2012, AAAI.

[4]  Russell Greiner,et al.  A Correction to the Algorithm in Reiter's Theory of Diagnosis , 1989, Artif. Intell..

[5]  Sean Safarpour,et al.  Debugging with dominance: On-the-fly RTL debug solution implications , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[6]  Ingo Pill,et al.  Behavioral Diagnosis of LTL Specifications at Operator Level , 2013, IJCAI.

[7]  Frank E. Heart.  Papers presented at the December 1-3, 1959, eastern joint IRE-AIEE-ACM computer conference , 1959 .

[8]  Reese T. Prosser,et al.  Applications of Boolean matrices to the analysis of flow diagrams , 1899, IRE-AIEE-ACM '59 (Eastern).

[9]  Jinbo Huang,et al.  Hierarchical Diagnosis of Multiple Faults , 2007, IJCAI.

[10]  Robert E. Tarjan,et al.  A fast algorithm for finding dominators in a flowgraph , 1979, TOPL.

[11]  Andreas G. Veneris,et al.  Non-solution implications using reverse domination in a modern SAT-based debugging environment , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[12]  M. Ray Mercer,et al.  A Topological Search Algorithm for ATPG , 1987, 24th ACM/IEEE Design Automation Conference.

[13]  Fred Kröger,et al.  Temporal Logic of Programs , 1987, EATCS Monographs on Theoretical Computer Science.

[14]  Raymond Reiter,et al.  A Theory of Diagnosis from First Principles , 1986, Artif. Intell..

[15]  Marco Roveri,et al.  Formal analysis of hardware requirements , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[16]  Raymond Reiter.  A theory of diagnosis from first principles , 1986 .

[17]  Haim Kaplan,et al.  Linear-Time Algorithms for Dominators and Other Path-Evaluation Problems , 2008, SIAM J. Comput..

[18]  Fausto Giunchiglia,et al.  Improved Automata Generation for Linear Temporal Logic , 1999, CAV.