A Low-Power CMOS Receiver for 5 GHz WLAN

Mobile devices demand low-power WiFi receivers for extended battery lifetime. This paper presents the design of an 11.6-mW receiver including baseband channel selection filtering that targets the IEEE802.11a standard. A 1-to-6 on-chip transformer serves as a low-noise amplifier with zero power dissipation and high linearity while providing ESD protection and differential outputs. The co-design of the transformer and the passive mixers leads to an efficient front end. Realized in 65-nm CMOS technology, the prototype exhibits a noise figure of 6 dB and a sensitivity of -66 dBm at a data rate of 54 Mb/s from 5 GHz to 5.9 GHz. A new analysis of fully-differential current-driven passive mixers is also presented to facilitate the design of the front end.

[1]  L. Larson,et al.  Distortion in Current Commutating Passive CMOS Downconversion Mixers , 2009, IEEE Transactions on Microwave Theory and Techniques.

[2]  Pietro Andreani,et al.  21.6 A 2.4-to-5.3GHz dual-core CMOS VCO with concentric 8-shaped coils , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[3]  Alyosha C. Molnar,et al.  A Passive Mixer-First Receiver With Digitally Controlled and Widely Tunable RF Interface , 2010, IEEE Journal of Solid-State Circuits.

[4]  Ahmad Mirzaei,et al.  Analysis and Optimization of Direct-Conversion Receivers With 25% Duty-Cycle Current-Driven Passive Mixers , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Salvatore Levantino,et al.  Suppression of flicker noise upconversion in a 65nm CMOS VCO in the 3.0-to-3.6GHz band , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  Mau-Chung Frank Chang,et al.  A 60dB gain and 4dB noise figure CMOS V-band receiver based on two-dimensional passive Gm-enhancement , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[7]  Eric A. M. Klumperink,et al.  Unified Frequency-Domain Analysis of Switched-Series-$RC$ Passive Mixers and Samplers , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  K.S.J. Pister,et al.  Low-Power 2.4-GHz Transceiver With Passive RX Front-End and 400-mV Supply , 2006, IEEE Journal of Solid-State Circuits.

[9]  Lu Han,et al.  A Single–Chip 10-Band WCDMA/HSDPA 4-Band GSM/EDGE SAW-less CMOS Receiver With DigRF 3G Interface and ${+}$90 dBm IIP2 , 2009, IEEE Journal of Solid-State Circuits.

[10]  Ahmad Mirzaei,et al.  Analysis of Imperfections on Performance of 4-Phase Passive-Mixer-Based High-Q Bandpass Filters in SAW-Less Receivers , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Ahmad Mirzaei,et al.  Integration of Passive RF Front-End Components in SoCs , 2013 .

[12]  K. Numata,et al.  Low-power-consumption direct-conversion CMOS transceiver for multi-standard 5-GHz wireless LAN systems with channel bandwidths of 5-20 MHz , 2006, IEEE Journal of Solid-State Circuits.

[13]  Behzad Razavi,et al.  A low-power 2.4-GHz transmitter/receiver CMOS IC , 2003, IEEE J. Solid State Circuits.

[14]  Eric A. M. Klumperink,et al.  A 0.2-to-2.0GHz 65nm CMOS receiver without LNA achieving ≫11dBm IIP3 and ≪6.5 dB NF , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[15]  Alyosha C. Molnar,et al.  Impedance, filtering and noise in n-phase passive CMOS mixers , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[16]  Mau-Chung Frank Chang,et al.  A Current-Mode mm-Wave direct-conversion receiver with 7.5GHz Bandwidth, 3.8dB minimum noise-figure and +1dBm P1dB, out linearity for high data rate communications , 2013, 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[17]  José Silva-Martínez,et al.  A Fully Differential Low-Power Divide-by-8 Injection-Locked Frequency Divider Up to 18 GHz , 2007, IEEE Journal of Solid-State Circuits.

[18]  Alyosha C. Molnar,et al.  Implications of Passive Mixer Transparency for Impedance Matching and Noise Figure in Passive Mixer-First Receivers , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Pengfei Zhang,et al.  The effects of IP2 impairment on an 802.11a ofdm direct conversion radio system , 2004 .

[20]  Franco Maloberti,et al.  A 50-fJ 10-b 160-MS/s Pipelined-SAR ADC Decoupled Flip-Around MDAC and Self-Embedded Offset Cancellation , 2012, IEEE Journal of Solid-State Circuits.

[21]  Ahmad Mirzaei,et al.  Architectural Evolution of Integrated M-Phase High-Q Bandpass Filters , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Howard C. Luong,et al.  A 1-V 86-mW-RX 53-mW-TX Single-Chip CMOS Transceiver for WLAN IEEE 802.11a , 2007, IEEE Journal of Solid-State Circuits.

[23]  J.R. Long,et al.  Monolithic transformers for silicon RF IC design , 2000, IEEE Journal of Solid-State Circuits.

[24]  Behzad Razavi,et al.  A 25-Gb/s 5-mW CMOS CDR/Deserializer , 2013, IEEE Journal of Solid-State Circuits.

[25]  Behzad Razavi,et al.  A 7.1 mW 1 GS/s ADC With 48 dB SNDR at Nyquist Rate , 2014, IEEE Journal of Solid-State Circuits.

[26]  Ahmad Mirzaei,et al.  A 65 nm CMOS Quad-Band SAW-Less Receiver SoC for GSM/GPRS/EDGE , 2011, IEEE Journal of Solid-State Circuits.

[27]  Jaewoo Park,et al.  A 2x2 MIMO Tri-Band Dual-Mode Direct-Conversion CMOS Transceiver for Worldwide WiMAX/WLAN Applications , 2011, IEEE Journal of Solid-State Circuits.

[28]  E. Sanchez-Sinencio,et al.  Active filter design using operational transconductance amplifiers: A tutorial , 1985, IEEE Circuits and Devices Magazine.

[29]  Salvatore Levantino,et al.  Suppression of Flicker Noise Up-Conversion in a 65-nm CMOS VCO in the 3.0-to-3.6 GHz Band , 2013, IEEE Journal of Solid-State Circuits.

[30]  R.A. Shafik,et al.  On the Extended Relationships Among EVM, BER and SNR as Performance Metrics , 2006, 2006 International Conference on Electrical and Computer Engineering.